index
:
7seg.git
master
7seg: Large display made up of hundreds of 7-segment displays
jaseg
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
fw
/
main.c
Age
Commit message (
Expand
)
Author
Files
Lines
2017-12-10
Make status request work, fix uc-side cobs encoding bug
jaseg
1
-49
/
+62
2017-12-10
Add discovery and addressing mechanism
jaseg
1
-15
/
+57
2017-12-10
Prettify and document AUX LED handling
jaseg
1
-8
/
+10
2017-12-10
Make comm and error LEDs useful
jaseg
1
-4
/
+32
2017-12-10
ADC temperature measurement works now
jaseg
1
-8
/
+12
2017-12-10
ADC properly triggering now
jaseg
1
-21
/
+62
2017-12-10
Rough ADC triggering works now
jaseg
1
-28
/
+29
2017-12-10
Add lots of doc and fix segment driving
jaseg
1
-43
/
+154
2017-12-09
Framing works now
jaseg
1
-37
/
+51
2017-12-09
Framing experiments
jaseg
1
-2
/
+20
2017-12-09
UART and LEDs playing nicely
jaseg
1
-19
/
+56
2017-12-09
Made all ISRs *fast* (<2.5us)
jaseg
1
-3
/
+8
2017-12-09
Aux register loading further optimized
jaseg
1
-59
/
+55
2017-12-09
Fixed aux cycle
jaseg
1
-50
/
+55
2017-12-09
Cycle timing is fixed again
jaseg
1
-54
/
+76
2017-12-08
Basic UART working, but too slow
jaseg
1
-297
/
+54
2017-09-18
hw v0.4
jaseg
1
-95
/
+177
2017-09-06
Fixes for second prototype (v0.3)
jaseg
1
-3
/
+5
2017-09-02
Temperature/VCC ADC working
jaseg
1
-19
/
+93
2017-09-01
UART magic seems to be working now
jaseg
1
-108
/
+195
2017-09-01
DMA channel assignments redone, basic protocol stuff working
jaseg
1
-30
/
+104
2017-08-24
Serial protocol now working including CRC
jaseg
1
-7
/
+30
2017-08-23
Interrupt-driven SPI1 fundamentally working
jaseg
1
-44
/
+78
2017-08-23
Comms working except for TIM3/SPI1 race
jaseg
1
-5
/
+15
2017-08-23
Add transpose test
jaseg
1
-128
/
+85
2017-08-15
Benchmark code
jaseg
1
-7
/
+7
2017-08-15
working commit
jaseg
1
-17
/
+57
2017-08-15
Temporary for bit shuffling
jaseg
1
-11
/
+5
2017-08-15
Working on uart code
jaseg
1
-35
/
+146
2017-08-14
Multiplexing is working
jaseg
1
-61
/
+152
2017-08-13
Board rev 0.3 working
jaseg
1
-12
/
+45
2017-06-12
Add resistor calculation script
jaseg
1
-22
/
+22
2017-06-11
Test program working
jaseg
1
-30
/
+54
2017-06-10
fw working commit
jaseg
1
-0
/
+98