diff options
author | Ali Labbene <ali.labbene@st.com> | 2019-12-11 08:59:21 +0100 |
---|---|---|
committer | Ali Labbene <ali.labbene@st.com> | 2019-12-16 16:35:24 +0100 |
commit | 9f95ff5b6ba01db09552b84a0ab79607060a2666 (patch) | |
tree | 8a6e0dda832555c692307869aed49d07ee7facfe /docs/DSP/html/search/all_0.js | |
parent | 76177aa280494bb36d7a0bcbda1078d4db717020 (diff) | |
download | st-cmsis-core-lowfat-9f95ff5b6ba01db09552b84a0ab79607060a2666.tar.gz st-cmsis-core-lowfat-9f95ff5b6ba01db09552b84a0ab79607060a2666.tar.bz2 st-cmsis-core-lowfat-9f95ff5b6ba01db09552b84a0ab79607060a2666.zip |
Official ARM version: v5.4.0
Add CMSIS V5.4.0, please refer to index.html available under \docs folder.
Note: content of \CMSIS\Core\Include has been copied under \Include to keep the same structure
used in existing projects, and thus avoid projects mass update
Note: the following components have been removed from ARM original delivery (as not used in ST packages)
- CMSIS_EW2018.pdf
- .gitattributes
- .gitignore
- \Device
- \CMSIS
- \CoreValidation
- \DAP
- \Documentation
- \DoxyGen
- \Driver
- \Pack
- \RTOS\CMSIS_RTOS_Tutorial.pdf
- \RTOS\RTX
- \RTOS\Template
- \RTOS2\RTX
- \Utilities
- All ARM/GCC projects files are deleted from \DSP, \RTOS and \RTOS2
Change-Id: Ia026c3f0f0d016627a4fb5a9032852c33d24b4d3
Diffstat (limited to 'docs/DSP/html/search/all_0.js')
-rw-r--r-- | docs/DSP/html/search/all_0.js | 34 |
1 files changed, 34 insertions, 0 deletions
diff --git a/docs/DSP/html/search/all_0.js b/docs/DSP/html/search/all_0.js new file mode 100644 index 0000000..83a9a3b --- /dev/null +++ b/docs/DSP/html/search/all_0.js @@ -0,0 +1,34 @@ +var searchData= +[ + ['_5f_5fcmsis_5fgeneric',['__CMSIS_GENERIC',['../arm__math_8h.html#a87c3b351c33a90de11a2f23e67867a8a',1,'arm_math.h']]], + ['_5f_5fpackq7',['__PACKq7',['../arm__math_8h.html#a3ebff224ad44c217fde9f530342e2960',1,'arm_math.h']]], + ['_5f_5fpkhbt',['__PKHBT',['../arm__math_8h.html#aa505179349146cf6186640b4c8b47714',1,'arm_math.h']]], + ['_5f_5fpkhtb',['__PKHTB',['../arm__math_8h.html#ac4be483b8d98e977a69baf4a292a76fe',1,'arm_math.h']]], + ['_5f_5fqadd',['__QADD',['../arm__math_8h.html#ab9f3cfbfb0f12975ab91ddb179160dcb',1,'arm_math.h']]], + ['_5f_5fqadd16',['__QADD16',['../arm__math_8h.html#a08bea9cb2c311d925224c0d6829edb8c',1,'arm_math.h']]], + ['_5f_5fqadd8',['__QADD8',['../arm__math_8h.html#a937a37e831677294ecde7195ec9d68ee',1,'arm_math.h']]], + ['_5f_5fqasx',['__QASX',['../arm__math_8h.html#aad6f7afa72d784b95e6357c215a919bb',1,'arm_math.h']]], + ['_5f_5fqsax',['__QSAX',['../arm__math_8h.html#a391f5f1d2e7cefaccfece0a49141ad47',1,'arm_math.h']]], + ['_5f_5fqsub',['__QSUB',['../arm__math_8h.html#a15e896d0146c280e600d00f609832350',1,'arm_math.h']]], + ['_5f_5fqsub16',['__QSUB16',['../arm__math_8h.html#a6e4703dc08d1b82eab7f5ef96edb59bb',1,'arm_math.h']]], + ['_5f_5fqsub8',['__QSUB8',['../arm__math_8h.html#a4690314b420f463093f1a2f68b5fb143',1,'arm_math.h']]], + ['_5f_5fshadd16',['__SHADD16',['../arm__math_8h.html#af3d7aff37a4472f1f2bc88eb3b97b526',1,'arm_math.h']]], + ['_5f_5fshasx',['__SHASX',['../arm__math_8h.html#af60f220d422ebc524411f712544feecf',1,'arm_math.h']]], + ['_5f_5fshsax',['__SHSAX',['../arm__math_8h.html#abbfbf3cfac1971b4b380c0cde120a85b',1,'arm_math.h']]], + ['_5f_5fshsub16',['__SHSUB16',['../arm__math_8h.html#a0987d147320a596bbdb537d70b23de73',1,'arm_math.h']]], + ['_5f_5fsimd32',['__SIMD32',['../arm__math_8h.html#a9de2e0a5785be82866bcb96012282248',1,'arm_math.h']]], + ['_5f_5fsimd32_5fconst',['__SIMD32_CONST',['../arm__math_8h.html#a1185d670d798aaf52eec13f0403f3407',1,'arm_math.h']]], + ['_5f_5fsimd64',['__SIMD64',['../arm__math_8h.html#ad1b053da364f9fd82ca1a381df7590b6',1,'arm_math.h']]], + ['_5f_5fsmlad',['__SMLAD',['../arm__math_8h.html#aa611fdbf6c56c46553701d6596a79aaf',1,'arm_math.h']]], + ['_5f_5fsmladx',['__SMLADX',['../arm__math_8h.html#a7fc670277db1ad9ac34d52d771c7c305',1,'arm_math.h']]], + ['_5f_5fsmlald',['__SMLALD',['../arm__math_8h.html#a7aed02041f489a4f65dbd7093073d94e',1,'arm_math.h']]], + ['_5f_5fsmlaldx',['__SMLALDX',['../arm__math_8h.html#a3bdab9022ab56e30f6346a043050dfc4',1,'arm_math.h']]], + ['_5f_5fsmlsdx',['__SMLSDX',['../arm__math_8h.html#a5d61b7d886888f9f1f35c079eb5d01c9',1,'arm_math.h']]], + ['_5f_5fsmmla',['__SMMLA',['../arm__math_8h.html#a0162015f6d3458e2934a265481460ec4',1,'arm_math.h']]], + ['_5f_5fsmuad',['__SMUAD',['../arm__math_8h.html#a2eed05660fedbe3fbd0b6dbb1315cfc3',1,'arm_math.h']]], + ['_5f_5fsmuadx',['__SMUADX',['../arm__math_8h.html#a9c58d7b4648a973d91e27544bc190e60',1,'arm_math.h']]], + ['_5f_5fsmusd',['__SMUSD',['../arm__math_8h.html#a6b293f62ad7eb225fa9ce0f39458eba3',1,'arm_math.h']]], + ['_5f_5fsmusdx',['__SMUSDX',['../arm__math_8h.html#a7375d1deba32929dc97008bfa7085d46',1,'arm_math.h']]], + ['_5f_5fsxtb16',['__SXTB16',['../arm__math_8h.html#ac9f7f02a5e0ad5642026dbd0da7418db',1,'arm_math.h']]], + ['_5fsimd32_5foffset',['_SIMD32_OFFSET',['../arm__math_8h.html#af0d54ec57b936994a34f073d0049ea3f',1,'arm_math.h']]] +]; |