summaryrefslogtreecommitdiff
path: root/OtterPill.pro
diff options
context:
space:
mode:
authorJan--Henrik <janhenrik@janhenrik.org>2019-05-05 17:11:19 +0200
committerJan--Henrik <janhenrik@janhenrik.org>2019-05-05 17:11:19 +0200
commit22959d7e355fc75186cb1cedfdeb1ab7f00991a2 (patch)
treedb386fac0bad37ae5100922e68baf0d2a42cdda7 /OtterPill.pro
parent23f5d8bec6eebe5d74c0c757b22e10ec78f15016 (diff)
downloadminikbd-22959d7e355fc75186cb1cedfdeb1ab7f00991a2.tar.gz
minikbd-22959d7e355fc75186cb1cedfdeb1ab7f00991a2.tar.bz2
minikbd-22959d7e355fc75186cb1cedfdeb1ab7f00991a2.zip
initital commit
Diffstat (limited to 'OtterPill.pro')
-rw-r--r--OtterPill.pro79
1 files changed, 79 insertions, 0 deletions
diff --git a/OtterPill.pro b/OtterPill.pro
new file mode 100644
index 0000000..ce1d0a8
--- /dev/null
+++ b/OtterPill.pro
@@ -0,0 +1,79 @@
+update=Wed 01 May 2019 02:18:33 PM CEST
+version=1
+last_client=kicad
+[general]
+version=1
+RootSch=
+BoardNm=
+[cvpcb]
+version=1
+NetIExt=net
+[eeschema]
+version=1
+LibDir=
+[eeschema/libraries]
+[pcbnew]
+version=1
+PageLayoutDescrFile=
+LastNetListRead=
+CopperLayerCount=2
+BoardThickness=1.6
+AllowMicroVias=0
+AllowBlindVias=0
+RequireCourtyardDefinitions=0
+ProhibitOverlappingCourtyards=1
+MinTrackWidth=0.157
+MinViaDiameter=0.4
+MinViaDrill=0.3
+MinMicroViaDiameter=0.2
+MinMicroViaDrill=0.09999999999999999
+MinHoleToHole=0.25
+TrackWidth1=0.157
+TrackWidth2=0.157
+TrackWidth3=0.2
+TrackWidth4=0.4
+TrackWidth5=0.6
+TrackWidth6=0.8
+ViaDiameter1=0.6
+ViaDrill1=0.3
+ViaDiameter2=0.6
+ViaDrill2=0.3
+dPairWidth1=0.2
+dPairGap1=0.25
+dPairViaGap1=0.25
+SilkLineWidth=0.09999999999999999
+SilkTextSizeV=0.7
+SilkTextSizeH=0.7
+SilkTextSizeThickness=0.09999999999999999
+SilkTextItalic=0
+SilkTextUpright=1
+CopperLineWidth=0.09999999999999999
+CopperTextSizeV=1.5
+CopperTextSizeH=1.5
+CopperTextThickness=0.3
+CopperTextItalic=0
+CopperTextUpright=1
+EdgeCutLineWidth=0.05
+CourtyardLineWidth=0.05
+OthersLineWidth=0.15
+OthersTextSizeV=1
+OthersTextSizeH=1
+OthersTextSizeThickness=0.15
+OthersTextItalic=0
+OthersTextUpright=1
+SolderMaskClearance=0.051
+SolderMaskMinWidth=0.25
+SolderPasteClearance=0
+SolderPasteRatio=-0
+[pcbnew/Netclasses]
+[pcbnew/Netclasses/1]
+Name=signal
+Clearance=0.157
+TrackWidth=0.157
+ViaDiameter=0.6
+ViaDrill=0.3
+uViaDiameter=0.3
+uViaDrill=0.1
+dPairWidth=0.2
+dPairGap=0.25
+dPairViaGap=0.25