From 9f95ff5b6ba01db09552b84a0ab79607060a2666 Mon Sep 17 00:00:00 2001 From: Ali Labbene Date: Wed, 11 Dec 2019 08:59:21 +0100 Subject: Official ARM version: v5.4.0 Add CMSIS V5.4.0, please refer to index.html available under \docs folder. Note: content of \CMSIS\Core\Include has been copied under \Include to keep the same structure used in existing projects, and thus avoid projects mass update Note: the following components have been removed from ARM original delivery (as not used in ST packages) - CMSIS_EW2018.pdf - .gitattributes - .gitignore - \Device - \CMSIS - \CoreValidation - \DAP - \Documentation - \DoxyGen - \Driver - \Pack - \RTOS\CMSIS_RTOS_Tutorial.pdf - \RTOS\RTX - \RTOS\Template - \RTOS2\RTX - \Utilities - All ARM/GCC projects files are deleted from \DSP, \RTOS and \RTOS2 Change-Id: Ia026c3f0f0d016627a4fb5a9032852c33d24b4d3 --- docs/Driver/html/group__nand__control__codes.html | 226 ++++++++++++++++++++++ 1 file changed, 226 insertions(+) create mode 100644 docs/Driver/html/group__nand__control__codes.html (limited to 'docs/Driver/html/group__nand__control__codes.html') diff --git a/docs/Driver/html/group__nand__control__codes.html b/docs/Driver/html/group__nand__control__codes.html new file mode 100644 index 0000000..82c654a --- /dev/null +++ b/docs/Driver/html/group__nand__control__codes.html @@ -0,0 +1,226 @@ + + + + + +NAND Mode Controls +CMSIS-Driver: NAND Mode Controls + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-Driver +  Version 2.6.0 +
+
Peripheral Interface for Middleware and Application Code
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+ +
+
NAND Mode Controls
+
+
+ +

Specify operation modes of the NAND interface. +More...

+ + + + + + + + + + + + + + + + + +

+Macros

#define ARM_NAND_BUS_MODE   (0x01)
 Set Bus Mode as specified with arg. More...
 
#define ARM_NAND_BUS_DATA_WIDTH   (0x02)
 Set Bus Data Width as specified with arg. More...
 
#define ARM_NAND_DRIVER_STRENGTH   (0x03)
 Set Driver Strength as specified with arg. More...
 
#define ARM_NAND_DEVICE_READY_EVENT   (0x04)
 Generate ARM_NAND_EVENT_DEVICE_READY; arg: 0=disabled (default), 1=enabled. More...
 
#define ARM_NAND_DRIVER_READY_EVENT   (0x05)
 Generate ARM_NAND_EVENT_DRIVER_READY; arg: 0=disabled (default), 1=enabled. More...
 
+

Description

+

Specify operation modes of the NAND interface.

+

These controls can be used in the function ARM_NAND_Control for the parameter control.

+

Macro Definition Documentation

+ +
+
+ + + + +
#define ARM_NAND_BUS_MODE   (0x01)
+
+ +

Set Bus Mode as specified with arg.

+ +
+
+ +
+
+ + + + +
#define ARM_NAND_BUS_DATA_WIDTH   (0x02)
+
+ +

Set Bus Data Width as specified with arg.

+ +
+
+ +
+
+ + + + +
#define ARM_NAND_DRIVER_STRENGTH   (0x03)
+
+ +

Set Driver Strength as specified with arg.

+ +
+
+ +
+
+ + + + +
#define ARM_NAND_DEVICE_READY_EVENT   (0x04)
+
+ +

Generate ARM_NAND_EVENT_DEVICE_READY; arg: 0=disabled (default), 1=enabled.

+ +
+
+ +
+
+ + + + +
#define ARM_NAND_DRIVER_READY_EVENT   (0x05)
+
+ +

Generate ARM_NAND_EVENT_DRIVER_READY; arg: 0=disabled (default), 1=enabled.

+ +
+
+
+
+ + + + -- cgit