From 9f95ff5b6ba01db09552b84a0ab79607060a2666 Mon Sep 17 00:00:00 2001 From: Ali Labbene Date: Wed, 11 Dec 2019 08:59:21 +0100 Subject: Official ARM version: v5.4.0 Add CMSIS V5.4.0, please refer to index.html available under \docs folder. Note: content of \CMSIS\Core\Include has been copied under \Include to keep the same structure used in existing projects, and thus avoid projects mass update Note: the following components have been removed from ARM original delivery (as not used in ST packages) - CMSIS_EW2018.pdf - .gitattributes - .gitignore - \Device - \CMSIS - \CoreValidation - \DAP - \Documentation - \DoxyGen - \Driver - \Pack - \RTOS\CMSIS_RTOS_Tutorial.pdf - \RTOS\RTX - \RTOS\Template - \RTOS2\RTX - \Utilities - All ARM/GCC projects files are deleted from \DSP, \RTOS and \RTOS2 Change-Id: Ia026c3f0f0d016627a4fb5a9032852c33d24b4d3 --- docs/DSP/html/Biquad.gif | Bin 0 -> 11171 bytes docs/DSP/html/BiquadCascade.gif | Bin 0 -> 19446 bytes docs/DSP/html/BiquadDF2Transposed.gif | Bin 0 -> 9590 bytes docs/DSP/html/BiquadPostshift.gif | Bin 0 -> 8407 bytes docs/DSP/html/CFFTQ15.gif | Bin 0 -> 4299 bytes docs/DSP/html/CFFTQ31.gif | Bin 0 -> 4380 bytes docs/DSP/html/CIFFTQ15.gif | Bin 0 -> 4292 bytes docs/DSP/html/CIFFTQ31.gif | Bin 0 -> 4340 bytes docs/DSP/html/CMSIS_Logo_Final.png | Bin 0 -> 12402 bytes docs/DSP/html/ChangeLog_pg.html | 432 +++ docs/DSP/html/Change_01Log_8txt.html | 129 + docs/DSP/html/Convolution.gif | Bin 0 -> 4869 bytes docs/DSP/html/ConvolutionEquation.gif | Bin 0 -> 2644 bytes docs/DSP/html/CorrelateEquation.gif | Bin 0 -> 2638 bytes docs/DSP/html/DCT4.gif | Bin 0 -> 3837 bytes docs/DSP/html/DCT4Equation.gif | Bin 0 -> 2793 bytes docs/DSP/html/FFTBin.gif | Bin 0 -> 4726 bytes docs/DSP/html/FFTBinInput.gif | Bin 0 -> 11822 bytes docs/DSP/html/FFTBinOutput.gif | Bin 0 -> 9211 bytes docs/DSP/html/FIR.gif | Bin 0 -> 9671 bytes docs/DSP/html/FIRDecimator.gif | Bin 0 -> 2816 bytes docs/DSP/html/FIRInterpolator.gif | Bin 0 -> 2700 bytes docs/DSP/html/FIRLPF_coeffs.gif | Bin 0 -> 5580 bytes docs/DSP/html/FIRLPF_input.gif | Bin 0 -> 12076 bytes docs/DSP/html/FIRLPF_output.gif | Bin 0 -> 9096 bytes docs/DSP/html/FIRLPF_response.gif | Bin 0 -> 5416 bytes docs/DSP/html/FIRLPF_signalflow.gif | Bin 0 -> 3138 bytes docs/DSP/html/FIRLattice.gif | Bin 0 -> 10034 bytes docs/DSP/html/FIRSparse.gif | Bin 0 -> 9952 bytes docs/DSP/html/GEQ_allbandresponse.gif | Bin 0 -> 16277 bytes docs/DSP/html/GEQ_bandresponse.gif | Bin 0 -> 11263 bytes docs/DSP/html/GEQ_inputchirp.gif | Bin 0 -> 11509 bytes docs/DSP/html/GEQ_outputchirp.gif | Bin 0 -> 11915 bytes docs/DSP/html/GEQ_signalflow.gif | Bin 0 -> 8272 bytes docs/DSP/html/IDCT4Equation.gif | Bin 0 -> 2739 bytes docs/DSP/html/IIRLattice.gif | Bin 0 -> 13216 bytes docs/DSP/html/LMS.gif | Bin 0 -> 6310 bytes docs/DSP/html/LinearInterp.gif | Bin 0 -> 4399 bytes docs/DSP/html/MatrixAddition.gif | Bin 0 -> 5014 bytes docs/DSP/html/MatrixInverse.gif | Bin 0 -> 6346 bytes docs/DSP/html/MatrixMultiplication.gif | Bin 0 -> 7594 bytes docs/DSP/html/MatrixScale.gif | Bin 0 -> 4617 bytes docs/DSP/html/MatrixSubtraction.gif | Bin 0 -> 5212 bytes docs/DSP/html/MatrixTranspose.gif | Bin 0 -> 3185 bytes docs/DSP/html/PID.gif | Bin 0 -> 5946 bytes docs/DSP/html/RFFT.gif | Bin 0 -> 1932 bytes docs/DSP/html/RFFTQ15.gif | Bin 0 -> 6130 bytes docs/DSP/html/RFFTQ31.gif | Bin 0 -> 6298 bytes docs/DSP/html/RIFFT.gif | Bin 0 -> 1939 bytes docs/DSP/html/RIFFTQ15.gif | Bin 0 -> 6099 bytes docs/DSP/html/RIFFTQ31.gif | Bin 0 -> 6317 bytes docs/DSP/html/SignalFlow.gif | Bin 0 -> 10135 bytes docs/DSP/html/Variance.gif | Bin 0 -> 5965 bytes docs/DSP/html/annotated.html | 199 ++ docs/DSP/html/annotated.js | 64 + docs/DSP/html/arm__abs__f32_8c.html | 138 + docs/DSP/html/arm__abs__q15_8c.html | 138 + docs/DSP/html/arm__abs__q31_8c.html | 138 + docs/DSP/html/arm__abs__q7_8c.html | 138 + docs/DSP/html/arm__add__f32_8c.html | 138 + docs/DSP/html/arm__add__q15_8c.html | 138 + docs/DSP/html/arm__add__q31_8c.html | 138 + docs/DSP/html/arm__add__q7_8c.html | 138 + ..._biquad__cascade__df1__32x64__init__q31_8c.html | 137 + .../arm__biquad__cascade__df1__32x64__q31_8c.html | 137 + .../html/arm__biquad__cascade__df1__f32_8c.html | 138 + .../arm__biquad__cascade__df1__fast__q15_8c.html | 138 + .../arm__biquad__cascade__df1__fast__q31_8c.html | 138 + .../arm__biquad__cascade__df1__init__f32_8c.html | 138 + .../arm__biquad__cascade__df1__init__q15_8c.html | 138 + .../arm__biquad__cascade__df1__init__q31_8c.html | 138 + .../html/arm__biquad__cascade__df1__q15_8c.html | 138 + .../html/arm__biquad__cascade__df1__q31_8c.html | 138 + .../html/arm__biquad__cascade__df2T__f32_8c.html | 138 + .../html/arm__biquad__cascade__df2T__f64_8c.html | 138 + .../arm__biquad__cascade__df2T__init__f32_8c.html | 138 + .../arm__biquad__cascade__df2T__init__f64_8c.html | 138 + ...arm__biquad__cascade__stereo__df2T__f32_8c.html | 138 + ...iquad__cascade__stereo__df2T__init__f32_8c.html | 138 + docs/DSP/html/arm__bitreversal_8c.html | 262 ++ docs/DSP/html/arm__cfft__f32_8c.html | 281 ++ docs/DSP/html/arm__cfft__q15_8c.html | 363 +++ docs/DSP/html/arm__cfft__q31_8c.html | 363 +++ docs/DSP/html/arm__cfft__radix2__f32_8c.html | 272 ++ docs/DSP/html/arm__cfft__radix2__init__f32_8c.html | 138 + docs/DSP/html/arm__cfft__radix2__init__q15_8c.html | 138 + docs/DSP/html/arm__cfft__radix2__init__q31_8c.html | 138 + docs/DSP/html/arm__cfft__radix2__q15_8c.html | 270 ++ docs/DSP/html/arm__cfft__radix2__q31_8c.html | 270 ++ docs/DSP/html/arm__cfft__radix4__f32_8c.html | 272 ++ docs/DSP/html/arm__cfft__radix4__init__f32_8c.html | 138 + docs/DSP/html/arm__cfft__radix4__init__q15_8c.html | 138 + docs/DSP/html/arm__cfft__radix4__init__q31_8c.html | 138 + docs/DSP/html/arm__cfft__radix4__q15_8c.html | 292 ++ docs/DSP/html/arm__cfft__radix4__q31_8c.html | 292 ++ docs/DSP/html/arm__cfft__radix8__f32_8c.html | 178 ++ .../arm__class__marks__example_2Abstract_8txt.html | 168 + .../html/arm__class__marks__example__f32_8c.html | 425 +++ docs/DSP/html/arm__cmplx__conj__f32_8c.html | 138 + docs/DSP/html/arm__cmplx__conj__q15_8c.html | 138 + docs/DSP/html/arm__cmplx__conj__q31_8c.html | 138 + docs/DSP/html/arm__cmplx__dot__prod__f32_8c.html | 138 + docs/DSP/html/arm__cmplx__dot__prod__q15_8c.html | 138 + docs/DSP/html/arm__cmplx__dot__prod__q31_8c.html | 138 + docs/DSP/html/arm__cmplx__mag__f32_8c.html | 138 + docs/DSP/html/arm__cmplx__mag__q15_8c.html | 138 + docs/DSP/html/arm__cmplx__mag__q31_8c.html | 138 + .../DSP/html/arm__cmplx__mag__squared__f32_8c.html | 138 + .../DSP/html/arm__cmplx__mag__squared__q15_8c.html | 138 + .../DSP/html/arm__cmplx__mag__squared__q31_8c.html | 138 + docs/DSP/html/arm__cmplx__mult__cmplx__f32_8c.html | 138 + docs/DSP/html/arm__cmplx__mult__cmplx__q15_8c.html | 138 + docs/DSP/html/arm__cmplx__mult__cmplx__q31_8c.html | 138 + docs/DSP/html/arm__cmplx__mult__real__f32_8c.html | 138 + docs/DSP/html/arm__cmplx__mult__real__q15_8c.html | 138 + docs/DSP/html/arm__cmplx__mult__real__q31_8c.html | 138 + docs/DSP/html/arm__common__tables_8c.html | 695 +++++ docs/DSP/html/arm__common__tables_8h.html | 984 ++++++ docs/DSP/html/arm__const__structs_8c.html | 924 ++++++ docs/DSP/html/arm__const__structs_8h.html | 553 ++++ docs/DSP/html/arm__conv__f32_8c.html | 138 + docs/DSP/html/arm__conv__fast__opt__q15_8c.html | 138 + docs/DSP/html/arm__conv__fast__q15_8c.html | 138 + docs/DSP/html/arm__conv__fast__q31_8c.html | 138 + docs/DSP/html/arm__conv__opt__q15_8c.html | 138 + docs/DSP/html/arm__conv__opt__q7_8c.html | 138 + docs/DSP/html/arm__conv__partial__f32_8c.html | 138 + .../arm__conv__partial__fast__opt__q15_8c.html | 138 + .../DSP/html/arm__conv__partial__fast__q15_8c.html | 138 + .../DSP/html/arm__conv__partial__fast__q31_8c.html | 138 + docs/DSP/html/arm__conv__partial__opt__q15_8c.html | 138 + docs/DSP/html/arm__conv__partial__opt__q7_8c.html | 138 + docs/DSP/html/arm__conv__partial__q15_8c.html | 138 + docs/DSP/html/arm__conv__partial__q31_8c.html | 138 + docs/DSP/html/arm__conv__partial__q7_8c.html | 138 + docs/DSP/html/arm__conv__q15_8c.html | 138 + docs/DSP/html/arm__conv__q31_8c.html | 138 + docs/DSP/html/arm__conv__q7_8c.html | 138 + .../arm__convolution__example_2Abstract_8txt.html | 168 + ...arm__convolution__example_2math__helper_8c.html | 760 +++++ ...arm__convolution__example_2math__helper_8h.html | 709 +++++ .../html/arm__convolution__example__f32_8c.html | 385 +++ docs/DSP/html/arm__copy__f32_8c.html | 138 + docs/DSP/html/arm__copy__q15_8c.html | 138 + docs/DSP/html/arm__copy__q31_8c.html | 138 + docs/DSP/html/arm__copy__q7_8c.html | 138 + docs/DSP/html/arm__correlate__f32_8c.html | 138 + .../html/arm__correlate__fast__opt__q15_8c.html | 138 + docs/DSP/html/arm__correlate__fast__q15_8c.html | 138 + docs/DSP/html/arm__correlate__fast__q31_8c.html | 138 + docs/DSP/html/arm__correlate__opt__q15_8c.html | 138 + docs/DSP/html/arm__correlate__opt__q7_8c.html | 138 + docs/DSP/html/arm__correlate__q15_8c.html | 138 + docs/DSP/html/arm__correlate__q31_8c.html | 138 + docs/DSP/html/arm__correlate__q7_8c.html | 138 + docs/DSP/html/arm__cos__f32_8c.html | 138 + docs/DSP/html/arm__cos__q15_8c.html | 138 + docs/DSP/html/arm__cos__q31_8c.html | 138 + docs/DSP/html/arm__dct4__f32_8c.html | 138 + docs/DSP/html/arm__dct4__init__f32_8c.html | 158 + docs/DSP/html/arm__dct4__init__q15_8c.html | 158 + docs/DSP/html/arm__dct4__init__q31_8c.html | 158 + docs/DSP/html/arm__dct4__q15_8c.html | 138 + docs/DSP/html/arm__dct4__q31_8c.html | 138 + docs/DSP/html/arm__dot__prod__f32_8c.html | 138 + docs/DSP/html/arm__dot__prod__q15_8c.html | 138 + docs/DSP/html/arm__dot__prod__q31_8c.html | 138 + docs/DSP/html/arm__dot__prod__q7_8c.html | 138 + .../arm__dotproduct__example_2Abstract_8txt.html | 168 + .../DSP/html/arm__dotproduct__example__f32_8c.html | 303 ++ docs/DSP/html/arm__fft__bin__data_8c.html | 152 + .../arm__fft__bin__example_2Abstract_8txt.html | 167 + docs/DSP/html/arm__fft__bin__example__f32_8c.html | 309 ++ docs/DSP/html/arm__fill__f32_8c.html | 138 + docs/DSP/html/arm__fill__q15_8c.html | 138 + docs/DSP/html/arm__fill__q31_8c.html | 138 + docs/DSP/html/arm__fill__q7_8c.html | 138 + docs/DSP/html/arm__fir__data_8c.html | 168 + docs/DSP/html/arm__fir__decimate__f32_8c.html | 138 + .../DSP/html/arm__fir__decimate__fast__q15_8c.html | 138 + .../DSP/html/arm__fir__decimate__fast__q31_8c.html | 138 + .../DSP/html/arm__fir__decimate__init__f32_8c.html | 138 + .../DSP/html/arm__fir__decimate__init__q15_8c.html | 138 + .../DSP/html/arm__fir__decimate__init__q31_8c.html | 138 + docs/DSP/html/arm__fir__decimate__q15_8c.html | 138 + docs/DSP/html/arm__fir__decimate__q31_8c.html | 138 + .../DSP/html/arm__fir__example_2Abstract_8txt.html | 167 + .../html/arm__fir__example_2math__helper_8c.html | 763 +++++ .../html/arm__fir__example_2math__helper_8h.html | 709 +++++ docs/DSP/html/arm__fir__example__f32_8c.html | 384 +++ docs/DSP/html/arm__fir__f32_8c.html | 138 + docs/DSP/html/arm__fir__fast__q15_8c.html | 138 + docs/DSP/html/arm__fir__fast__q31_8c.html | 139 + docs/DSP/html/arm__fir__init__f32_8c.html | 138 + docs/DSP/html/arm__fir__init__q15_8c.html | 138 + docs/DSP/html/arm__fir__init__q31_8c.html | 138 + docs/DSP/html/arm__fir__init__q7_8c.html | 138 + docs/DSP/html/arm__fir__interpolate__f32_8c.html | 138 + .../html/arm__fir__interpolate__init__f32_8c.html | 138 + .../html/arm__fir__interpolate__init__q15_8c.html | 138 + .../html/arm__fir__interpolate__init__q31_8c.html | 138 + docs/DSP/html/arm__fir__interpolate__q15_8c.html | 138 + docs/DSP/html/arm__fir__interpolate__q31_8c.html | 138 + docs/DSP/html/arm__fir__lattice__f32_8c.html | 138 + docs/DSP/html/arm__fir__lattice__init__f32_8c.html | 138 + docs/DSP/html/arm__fir__lattice__init__q15_8c.html | 138 + docs/DSP/html/arm__fir__lattice__init__q31_8c.html | 138 + docs/DSP/html/arm__fir__lattice__q15_8c.html | 138 + docs/DSP/html/arm__fir__lattice__q31_8c.html | 138 + docs/DSP/html/arm__fir__q15_8c.html | 138 + docs/DSP/html/arm__fir__q31_8c.html | 138 + docs/DSP/html/arm__fir__q7_8c.html | 138 + docs/DSP/html/arm__fir__sparse__f32_8c.html | 138 + docs/DSP/html/arm__fir__sparse__init__f32_8c.html | 138 + docs/DSP/html/arm__fir__sparse__init__q15_8c.html | 138 + docs/DSP/html/arm__fir__sparse__init__q31_8c.html | 138 + docs/DSP/html/arm__fir__sparse__init__q7_8c.html | 138 + docs/DSP/html/arm__fir__sparse__q15_8c.html | 138 + docs/DSP/html/arm__fir__sparse__q31_8c.html | 138 + docs/DSP/html/arm__fir__sparse__q7_8c.html | 138 + docs/DSP/html/arm__float__to__q15_8c.html | 138 + docs/DSP/html/arm__float__to__q31_8c.html | 138 + docs/DSP/html/arm__float__to__q7_8c.html | 138 + .../DSP/html/arm__graphic__equalizer__data_8c.html | 164 + ...graphic__equalizer__example_2Abstract_8txt.html | 168 + ...aphic__equalizer__example_2math__helper_8c.html | 763 +++++ ...aphic__equalizer__example_2math__helper_8h.html | 709 +++++ .../arm__graphic__equalizer__example__q31_8c.html | 521 ++++ docs/DSP/html/arm__iir__lattice__f32_8c.html | 138 + docs/DSP/html/arm__iir__lattice__init__f32_8c.html | 138 + docs/DSP/html/arm__iir__lattice__init__q15_8c.html | 138 + docs/DSP/html/arm__iir__lattice__init__q31_8c.html | 138 + docs/DSP/html/arm__iir__lattice__q15_8c.html | 138 + docs/DSP/html/arm__iir__lattice__q31_8c.html | 138 + docs/DSP/html/arm__linear__interp__data_8c.html | 152 + ...rm__linear__interp__example_2Abstract_8txt.html | 168 + ...__linear__interp__example_2math__helper_8c.html | 763 +++++ ...__linear__interp__example_2math__helper_8h.html | 709 +++++ .../html/arm__linear__interp__example__f32_8c.html | 334 ++ docs/DSP/html/arm__lms__f32_8c.html | 138 + docs/DSP/html/arm__lms__init__f32_8c.html | 138 + docs/DSP/html/arm__lms__init__q15_8c.html | 138 + docs/DSP/html/arm__lms__init__q31_8c.html | 138 + docs/DSP/html/arm__lms__norm__f32_8c.html | 138 + docs/DSP/html/arm__lms__norm__init__f32_8c.html | 138 + docs/DSP/html/arm__lms__norm__init__q15_8c.html | 138 + docs/DSP/html/arm__lms__norm__init__q31_8c.html | 138 + docs/DSP/html/arm__lms__norm__q15_8c.html | 138 + docs/DSP/html/arm__lms__norm__q31_8c.html | 138 + docs/DSP/html/arm__lms__q15_8c.html | 138 + docs/DSP/html/arm__lms__q31_8c.html | 138 + docs/DSP/html/arm__mat__add__f32_8c.html | 138 + docs/DSP/html/arm__mat__add__q15_8c.html | 138 + docs/DSP/html/arm__mat__add__q31_8c.html | 138 + docs/DSP/html/arm__mat__cmplx__mult__f32_8c.html | 138 + docs/DSP/html/arm__mat__cmplx__mult__q15_8c.html | 138 + docs/DSP/html/arm__mat__cmplx__mult__q31_8c.html | 138 + docs/DSP/html/arm__mat__init__f32_8c.html | 138 + docs/DSP/html/arm__mat__init__q15_8c.html | 138 + docs/DSP/html/arm__mat__init__q31_8c.html | 138 + docs/DSP/html/arm__mat__inverse__f32_8c.html | 138 + docs/DSP/html/arm__mat__inverse__f64_8c.html | 138 + docs/DSP/html/arm__mat__mult__f32_8c.html | 138 + docs/DSP/html/arm__mat__mult__fast__q15_8c.html | 138 + docs/DSP/html/arm__mat__mult__fast__q31_8c.html | 138 + docs/DSP/html/arm__mat__mult__q15_8c.html | 138 + docs/DSP/html/arm__mat__mult__q31_8c.html | 138 + docs/DSP/html/arm__mat__scale__f32_8c.html | 138 + docs/DSP/html/arm__mat__scale__q15_8c.html | 138 + docs/DSP/html/arm__mat__scale__q31_8c.html | 138 + docs/DSP/html/arm__mat__sub__f32_8c.html | 138 + docs/DSP/html/arm__mat__sub__q15_8c.html | 138 + docs/DSP/html/arm__mat__sub__q31_8c.html | 138 + docs/DSP/html/arm__mat__trans__f32_8c.html | 138 + docs/DSP/html/arm__mat__trans__q15_8c.html | 138 + docs/DSP/html/arm__mat__trans__q31_8c.html | 138 + docs/DSP/html/arm__math_8h.html | 3283 ++++++++++++++++++++ .../html/arm__matrix__example_2Abstract_8txt.html | 167 + .../arm__matrix__example_2math__helper_8c.html | 763 +++++ .../arm__matrix__example_2math__helper_8h.html | 709 +++++ docs/DSP/html/arm__matrix__example__f32_8c.html | 320 ++ docs/DSP/html/arm__max__f32_8c.html | 138 + docs/DSP/html/arm__max__q15_8c.html | 138 + docs/DSP/html/arm__max__q31_8c.html | 138 + docs/DSP/html/arm__max__q7_8c.html | 138 + docs/DSP/html/arm__mean__f32_8c.html | 138 + docs/DSP/html/arm__mean__q15_8c.html | 138 + docs/DSP/html/arm__mean__q31_8c.html | 138 + docs/DSP/html/arm__mean__q7_8c.html | 138 + docs/DSP/html/arm__min__f32_8c.html | 138 + docs/DSP/html/arm__min__q15_8c.html | 138 + docs/DSP/html/arm__min__q31_8c.html | 138 + docs/DSP/html/arm__min__q7_8c.html | 138 + docs/DSP/html/arm__mult__f32_8c.html | 138 + docs/DSP/html/arm__mult__q15_8c.html | 138 + docs/DSP/html/arm__mult__q31_8c.html | 138 + docs/DSP/html/arm__mult__q7_8c.html | 138 + docs/DSP/html/arm__negate__f32_8c.html | 138 + docs/DSP/html/arm__negate__q15_8c.html | 138 + docs/DSP/html/arm__negate__q31_8c.html | 138 + docs/DSP/html/arm__negate__q7_8c.html | 138 + docs/DSP/html/arm__offset__f32_8c.html | 138 + docs/DSP/html/arm__offset__q15_8c.html | 138 + docs/DSP/html/arm__offset__q31_8c.html | 138 + docs/DSP/html/arm__offset__q7_8c.html | 138 + docs/DSP/html/arm__pid__init__f32_8c.html | 138 + docs/DSP/html/arm__pid__init__q15_8c.html | 138 + docs/DSP/html/arm__pid__init__q31_8c.html | 138 + docs/DSP/html/arm__pid__reset__f32_8c.html | 138 + docs/DSP/html/arm__pid__reset__q15_8c.html | 138 + docs/DSP/html/arm__pid__reset__q31_8c.html | 138 + docs/DSP/html/arm__power__f32_8c.html | 138 + docs/DSP/html/arm__power__q15_8c.html | 138 + docs/DSP/html/arm__power__q31_8c.html | 138 + docs/DSP/html/arm__power__q7_8c.html | 138 + docs/DSP/html/arm__q15__to__float_8c.html | 138 + docs/DSP/html/arm__q15__to__q31_8c.html | 138 + docs/DSP/html/arm__q15__to__q7_8c.html | 138 + docs/DSP/html/arm__q31__to__float_8c.html | 138 + docs/DSP/html/arm__q31__to__q15_8c.html | 138 + docs/DSP/html/arm__q31__to__q7_8c.html | 138 + docs/DSP/html/arm__q7__to__float_8c.html | 138 + docs/DSP/html/arm__q7__to__q15_8c.html | 138 + docs/DSP/html/arm__q7__to__q31_8c.html | 138 + docs/DSP/html/arm__rfft__f32_8c.html | 407 +++ docs/DSP/html/arm__rfft__fast__f32_8c.html | 215 ++ docs/DSP/html/arm__rfft__fast__init__f32_8c.html | 138 + docs/DSP/html/arm__rfft__init__f32_8c.html | 145 + docs/DSP/html/arm__rfft__init__q15_8c.html | 146 + docs/DSP/html/arm__rfft__init__q31_8c.html | 146 + docs/DSP/html/arm__rfft__q15_8c.html | 278 ++ docs/DSP/html/arm__rfft__q31_8c.html | 278 ++ docs/DSP/html/arm__rms__f32_8c.html | 138 + docs/DSP/html/arm__rms__q15_8c.html | 138 + docs/DSP/html/arm__rms__q31_8c.html | 138 + docs/DSP/html/arm__scale__f32_8c.html | 138 + docs/DSP/html/arm__scale__q15_8c.html | 138 + docs/DSP/html/arm__scale__q31_8c.html | 138 + docs/DSP/html/arm__scale__q7_8c.html | 138 + docs/DSP/html/arm__shift__q15_8c.html | 138 + docs/DSP/html/arm__shift__q31_8c.html | 138 + docs/DSP/html/arm__shift__q7_8c.html | 138 + docs/DSP/html/arm__signal__converge__data_8c.html | 182 ++ ...__signal__converge__example_2Abstract_8txt.html | 168 + ...signal__converge__example_2math__helper_8c.html | 763 +++++ ...signal__converge__example_2math__helper_8h.html | 719 +++++ .../arm__signal__converge__example__f32_8c.html | 565 ++++ .../arm__sin__cos__example_2Abstract_8txt.html | 167 + docs/DSP/html/arm__sin__cos__example__f32_8c.html | 352 +++ docs/DSP/html/arm__sin__cos__f32_8c.html | 138 + docs/DSP/html/arm__sin__cos__q31_8c.html | 138 + docs/DSP/html/arm__sin__f32_8c.html | 138 + docs/DSP/html/arm__sin__q15_8c.html | 138 + docs/DSP/html/arm__sin__q31_8c.html | 138 + docs/DSP/html/arm__sqrt__q15_8c.html | 138 + docs/DSP/html/arm__sqrt__q31_8c.html | 138 + docs/DSP/html/arm__std__f32_8c.html | 138 + docs/DSP/html/arm__std__q15_8c.html | 138 + docs/DSP/html/arm__std__q31_8c.html | 138 + docs/DSP/html/arm__sub__f32_8c.html | 138 + docs/DSP/html/arm__sub__q15_8c.html | 138 + docs/DSP/html/arm__sub__q31_8c.html | 138 + docs/DSP/html/arm__sub__q7_8c.html | 138 + docs/DSP/html/arm__var__f32_8c.html | 138 + docs/DSP/html/arm__var__q15_8c.html | 138 + docs/DSP/html/arm__var__q31_8c.html | 138 + .../arm__variance__example_2Abstract_8txt.html | 168 + docs/DSP/html/arm__variance__example__f32_8c.html | 301 ++ .../arm_class_marks_example_f32_8c-example.html | 297 ++ .../arm_convolution_example_f32_8c-example.html | 310 ++ .../arm_dotproduct_example_f32_8c-example.html | 260 ++ .../html/arm_fft_bin_example_f32_8c-example.html | 230 ++ docs/DSP/html/arm_fir_example_f32_8c-example.html | 281 ++ ...m_graphic_equalizer_example_q31_8c-example.html | 448 +++ .../arm_linear_interp_example_f32_8c-example.html | 287 ++ .../html/arm_matrix_example_f32_8c-example.html | 309 ++ ...arm_signal_converge_example_f32_8c-example.html | 319 ++ .../html/arm_sin_cos_example_f32_8c-example.html | 245 ++ .../html/arm_variance_example_f32_8c-example.html | 279 ++ docs/DSP/html/bc_s.png | Bin 0 -> 676 bytes docs/DSP/html/bdwn.png | Bin 0 -> 147 bytes docs/DSP/html/clarke.gif | Bin 0 -> 2965 bytes docs/DSP/html/clarkeFormula.gif | Bin 0 -> 1472 bytes docs/DSP/html/clarkeInvFormula.gif | Bin 0 -> 1511 bytes docs/DSP/html/classes.html | 165 + docs/DSP/html/closed.png | Bin 0 -> 132 bytes docs/DSP/html/cmsis.css | 1282 ++++++++ docs/DSP/html/dct4FormatsQ15Table.gif | Bin 0 -> 3061 bytes docs/DSP/html/dct4FormatsQ31Table.gif | Bin 0 -> 3128 bytes docs/DSP/html/dct4NormalizingF32Table.gif | Bin 0 -> 2363 bytes docs/DSP/html/dct4NormalizingQ15Table.gif | Bin 0 -> 2505 bytes docs/DSP/html/dct4NormalizingQ31Table.gif | Bin 0 -> 2648 bytes docs/DSP/html/deprecated.html | 273 ++ .../html/dir_1170e6dac28fddf4fdc874a585bf14d6.html | 135 + .../html/dir_17f4c3c4a1c8e5f7adccdfcc8daad256.html | 135 + .../html/dir_2dfacf8e98c40fbe6b43e4f379522b9d.html | 135 + .../html/dir_3c115b2b6137a19040f05baba5bbe4bb.html | 135 + .../html/dir_4686057ebfd09ff788c87e22ea0e3543.html | 331 ++ .../html/dir_562f151f187819373d848c62a25ba73f.html | 173 ++ .../html/dir_650d82db24a6311fa7658fced19ae149.html | 139 + .../html/dir_68360bf40d8d7020a2d63dffc5ff3fbe.html | 137 + .../html/dir_693482090d3a79198386acaa7ef7c6b2.html | 141 + .../html/dir_a3413d16a2695ab37a70c8c03c616c68.html | 169 + .../html/dir_a60f901a1a7665a0737ec2a3f2ba0d4e.html | 139 + .../html/dir_a7aea38f75b0edaf61d4d95d1f19ac9f.html | 149 + .../html/dir_abd1d8a41d439a254a6d729f0d888b04.html | 135 + .../html/dir_ae37ae87b9b72905e94a2ae43aaff3a6.html | 183 ++ .../html/dir_b20befc9106ee721a20d5e80599f43ba.html | 139 + .../html/dir_cab95e0391c67daec1019df34d95a470.html | 203 ++ .../html/dir_cb79679bd7d585e2e3c8a1b12a7b28d8.html | 183 ++ .../html/dir_cf3b734d050ceea02fbfb06f215bbc8f.html | 153 + .../html/dir_d47fe067fda502b2aac97b7803894821.html | 141 + .../html/dir_dd8be1de2cb2fdb097bade8f148f6c3f.html | 155 + .../html/dir_ddac112016d6de7a55521e85603e9644.html | 139 + .../html/dir_e69703b6e48666328a369b2a39b5e8f2.html | 137 + .../html/dir_ef818d145b5ec6db038e10b22abefd0e.html | 149 + .../html/dir_f7b1dad887759bfadf83e5e1cd802011.html | 141 + .../html/dir_f93595924be31e3058e32faa649f9f3e.html | 195 ++ .../html/dir_fa13912dcbdb74d4eda31d75ef895c4f.html | 141 + docs/DSP/html/dotProduct.gif | Bin 0 -> 1935 bytes docs/DSP/html/doxygen.css | 1366 ++++++++ docs/DSP/html/doxygen.png | Bin 0 -> 3779 bytes docs/DSP/html/dynsections.js | 97 + docs/DSP/html/examples.html | 152 + docs/DSP/html/files.html | 434 +++ docs/DSP/html/ftv2blank.png | Bin 0 -> 86 bytes docs/DSP/html/ftv2cl.png | Bin 0 -> 453 bytes docs/DSP/html/ftv2doc.png | Bin 0 -> 746 bytes docs/DSP/html/ftv2folderclosed.png | Bin 0 -> 616 bytes docs/DSP/html/ftv2folderopen.png | Bin 0 -> 597 bytes docs/DSP/html/ftv2lastnode.png | Bin 0 -> 86 bytes docs/DSP/html/ftv2link.png | Bin 0 -> 746 bytes docs/DSP/html/ftv2mlastnode.png | Bin 0 -> 246 bytes docs/DSP/html/ftv2mnode.png | Bin 0 -> 246 bytes docs/DSP/html/ftv2mo.png | Bin 0 -> 403 bytes docs/DSP/html/ftv2node.png | Bin 0 -> 86 bytes docs/DSP/html/ftv2ns.png | Bin 0 -> 388 bytes docs/DSP/html/ftv2plastnode.png | Bin 0 -> 229 bytes docs/DSP/html/ftv2pnode.png | Bin 0 -> 229 bytes docs/DSP/html/ftv2splitbar.png | Bin 0 -> 314 bytes docs/DSP/html/ftv2vertline.png | Bin 0 -> 86 bytes docs/DSP/html/functions.html | 174 ++ docs/DSP/html/functions_b.html | 185 ++ docs/DSP/html/functions_dup.js | 18 + docs/DSP/html/functions_e.html | 164 + docs/DSP/html/functions_f.html | 181 ++ docs/DSP/html/functions_i.html | 172 + docs/DSP/html/functions_k.html | 174 ++ docs/DSP/html/functions_l.html | 164 + docs/DSP/html/functions_m.html | 178 ++ docs/DSP/html/functions_n.html | 231 ++ docs/DSP/html/functions_o.html | 163 + docs/DSP/html/functions_p.html | 325 ++ docs/DSP/html/functions_r.html | 163 + docs/DSP/html/functions_s.html | 173 ++ docs/DSP/html/functions_t.html | 172 + docs/DSP/html/functions_vars.html | 174 ++ docs/DSP/html/functions_vars.js | 18 + docs/DSP/html/functions_vars_b.html | 185 ++ docs/DSP/html/functions_vars_e.html | 164 + docs/DSP/html/functions_vars_f.html | 181 ++ docs/DSP/html/functions_vars_i.html | 172 + docs/DSP/html/functions_vars_k.html | 174 ++ docs/DSP/html/functions_vars_l.html | 164 + docs/DSP/html/functions_vars_m.html | 178 ++ docs/DSP/html/functions_vars_n.html | 231 ++ docs/DSP/html/functions_vars_o.html | 163 + docs/DSP/html/functions_vars_p.html | 325 ++ docs/DSP/html/functions_vars_r.html | 163 + docs/DSP/html/functions_vars_s.html | 173 ++ docs/DSP/html/functions_vars_t.html | 172 + docs/DSP/html/functions_vars_x.html | 170 + docs/DSP/html/functions_x.html | 170 + docs/DSP/html/globals.html | 258 ++ docs/DSP/html/globals_a.html | 391 +++ docs/DSP/html/globals_b.html | 299 ++ docs/DSP/html/globals_c.html | 713 +++++ docs/DSP/html/globals_d.html | 226 ++ docs/DSP/html/globals_defs.html | 418 +++ docs/DSP/html/globals_e.html | 171 + docs/DSP/html/globals_enum.html | 140 + docs/DSP/html/globals_eval.html | 158 + docs/DSP/html/globals_f.html | 444 +++ docs/DSP/html/globals_func.html | 230 ++ docs/DSP/html/globals_func_a.html | 207 ++ docs/DSP/html/globals_func_b.html | 260 ++ docs/DSP/html/globals_func_c.html | 553 ++++ docs/DSP/html/globals_func_d.html | 201 ++ docs/DSP/html/globals_func_f.html | 411 +++ docs/DSP/html/globals_func_g.html | 164 + docs/DSP/html/globals_func_i.html | 197 ++ docs/DSP/html/globals_func_l.html | 221 ++ docs/DSP/html/globals_func_m.html | 344 ++ docs/DSP/html/globals_func_n.html | 177 ++ docs/DSP/html/globals_func_o.html | 177 ++ docs/DSP/html/globals_func_p.html | 252 ++ docs/DSP/html/globals_func_q.html | 197 ++ docs/DSP/html/globals_func_r.html | 257 ++ docs/DSP/html/globals_func_s.html | 281 ++ docs/DSP/html/globals_func_t.html | 167 + docs/DSP/html/globals_func_v.html | 173 ++ docs/DSP/html/globals_g.html | 171 + docs/DSP/html/globals_i.html | 213 ++ docs/DSP/html/globals_l.html | 242 ++ docs/DSP/html/globals_m.html | 413 +++ docs/DSP/html/globals_n.html | 211 ++ docs/DSP/html/globals_o.html | 187 ++ docs/DSP/html/globals_p.html | 259 ++ docs/DSP/html/globals_q.html | 213 ++ docs/DSP/html/globals_r.html | 374 +++ docs/DSP/html/globals_s.html | 349 +++ docs/DSP/html/globals_t.html | 385 +++ docs/DSP/html/globals_type.html | 155 + docs/DSP/html/globals_u.html | 168 + docs/DSP/html/globals_v.html | 180 ++ docs/DSP/html/globals_vars.html | 263 ++ docs/DSP/html/globals_vars_b.html | 187 ++ docs/DSP/html/globals_vars_c.html | 314 ++ docs/DSP/html/globals_vars_d.html | 164 + docs/DSP/html/globals_vars_e.html | 167 + docs/DSP/html/globals_vars_f.html | 175 ++ docs/DSP/html/globals_vars_g.html | 164 + docs/DSP/html/globals_vars_i.html | 167 + docs/DSP/html/globals_vars_l.html | 178 ++ docs/DSP/html/globals_vars_m.html | 199 ++ docs/DSP/html/globals_vars_n.html | 170 + docs/DSP/html/globals_vars_o.html | 167 + docs/DSP/html/globals_vars_r.html | 274 ++ docs/DSP/html/globals_vars_s.html | 213 ++ docs/DSP/html/globals_vars_t.html | 356 +++ docs/DSP/html/globals_vars_v.html | 164 + docs/DSP/html/globals_vars_w.html | 209 ++ docs/DSP/html/globals_vars_x.html | 167 + docs/DSP/html/globals_w.html | 213 ++ docs/DSP/html/globals_x.html | 174 ++ docs/DSP/html/group__BasicAbs.html | 333 ++ docs/DSP/html/group__BasicAbs.js | 7 + docs/DSP/html/group__BasicAdd.html | 360 +++ docs/DSP/html/group__BasicAdd.js | 7 + docs/DSP/html/group__BasicMult.html | 364 +++ docs/DSP/html/group__BasicMult.js | 7 + docs/DSP/html/group__BasicSub.html | 360 +++ docs/DSP/html/group__BasicSub.js | 7 + docs/DSP/html/group__BilinearInterpolate.html | 343 ++ docs/DSP/html/group__BilinearInterpolate.js | 7 + docs/DSP/html/group__BiquadCascadeDF1.html | 660 ++++ docs/DSP/html/group__BiquadCascadeDF1.js | 11 + docs/DSP/html/group__BiquadCascadeDF1__32x64.html | 306 ++ docs/DSP/html/group__BiquadCascadeDF1__32x64.js | 5 + docs/DSP/html/group__BiquadCascadeDF2T.html | 533 ++++ docs/DSP/html/group__BiquadCascadeDF2T.js | 9 + docs/DSP/html/group__CFFT__CIFFT.html | 800 +++++ docs/DSP/html/group__CFFT__CIFFT.js | 31 + docs/DSP/html/group__ClassMarks.html | 154 + docs/DSP/html/group__CmplxByCmplxMult.html | 305 ++ docs/DSP/html/group__CmplxByCmplxMult.js | 6 + docs/DSP/html/group__CmplxByRealMult.html | 305 ++ docs/DSP/html/group__CmplxByRealMult.js | 6 + docs/DSP/html/group__CmplxMatrixMult.html | 292 ++ docs/DSP/html/group__CmplxMatrixMult.js | 6 + docs/DSP/html/group__ComplexFFT.html | 1006 ++++++ docs/DSP/html/group__ComplexFFT.js | 19 + docs/DSP/html/group__Conv.html | 766 +++++ docs/DSP/html/group__Conv.js | 12 + docs/DSP/html/group__ConvolutionExample.html | 161 + docs/DSP/html/group__Corr.html | 751 +++++ docs/DSP/html/group__Corr.js | 12 + docs/DSP/html/group__DCT4__IDCT4.html | 537 ++++ docs/DSP/html/group__DCT4__IDCT4.js | 10 + docs/DSP/html/group__DCT4__IDCT4__Table.html | 764 +++++ docs/DSP/html/group__DCT4__IDCT4__Table.js | 27 + docs/DSP/html/group__DotproductExample.html | 152 + docs/DSP/html/group__FIR.html | 774 +++++ docs/DSP/html/group__FIR.js | 13 + docs/DSP/html/group__FIRLPF.html | 177 ++ docs/DSP/html/group__FIR__Interpolate.html | 550 ++++ docs/DSP/html/group__FIR__Interpolate.js | 9 + docs/DSP/html/group__FIR__Lattice.html | 486 +++ docs/DSP/html/group__FIR__Lattice.js | 9 + docs/DSP/html/group__FIR__Sparse.html | 725 +++++ docs/DSP/html/group__FIR__Sparse.js | 11 + docs/DSP/html/group__FIR__decimate.html | 662 ++++ docs/DSP/html/group__FIR__decimate.js | 11 + docs/DSP/html/group__Fill.html | 328 ++ docs/DSP/html/group__Fill.js | 7 + docs/DSP/html/group__FrequencyBin.html | 166 + docs/DSP/html/group__GEQ5Band.html | 186 ++ docs/DSP/html/group__IIR__Lattice.html | 531 ++++ docs/DSP/html/group__IIR__Lattice.js | 9 + docs/DSP/html/group__LMS.html | 610 ++++ docs/DSP/html/group__LMS.js | 9 + docs/DSP/html/group__LMS__NORM.html | 615 ++++ docs/DSP/html/group__LMS__NORM.js | 9 + docs/DSP/html/group__LinearInterpExample.html | 158 + docs/DSP/html/group__LinearInterpolate.html | 328 ++ docs/DSP/html/group__LinearInterpolate.js | 7 + docs/DSP/html/group__MatrixAdd.html | 284 ++ docs/DSP/html/group__MatrixAdd.js | 6 + docs/DSP/html/group__MatrixExample.html | 156 + docs/DSP/html/group__MatrixInit.html | 298 ++ docs/DSP/html/group__MatrixInit.js | 6 + docs/DSP/html/group__MatrixInv.html | 224 ++ docs/DSP/html/group__MatrixInv.js | 5 + docs/DSP/html/group__MatrixMult.html | 402 +++ docs/DSP/html/group__MatrixMult.js | 8 + docs/DSP/html/group__MatrixScale.html | 301 ++ docs/DSP/html/group__MatrixScale.js | 6 + docs/DSP/html/group__MatrixSub.html | 284 ++ docs/DSP/html/group__MatrixSub.js | 6 + docs/DSP/html/group__MatrixTrans.html | 260 ++ docs/DSP/html/group__MatrixTrans.js | 6 + docs/DSP/html/group__Max.html | 343 ++ docs/DSP/html/group__Max.js | 7 + docs/DSP/html/group__Min.html | 343 ++ docs/DSP/html/group__Min.js | 7 + docs/DSP/html/group__PID.html | 494 +++ docs/DSP/html/group__PID.js | 12 + docs/DSP/html/group__PartialConv.html | 862 +++++ docs/DSP/html/group__PartialConv.js | 12 + docs/DSP/html/group__RMS.html | 282 ++ docs/DSP/html/group__RMS.js | 6 + docs/DSP/html/group__RealFFT.html | 607 ++++ docs/DSP/html/group__RealFFT.js | 12 + docs/DSP/html/group__RealFFT__Table.html | 288 ++ docs/DSP/html/group__RealFFT__Table.js | 9 + docs/DSP/html/group__SQRT.html | 283 ++ docs/DSP/html/group__SQRT.js | 6 + docs/DSP/html/group__STD.html | 284 ++ docs/DSP/html/group__STD.js | 6 + docs/DSP/html/group__SignalConvergence.html | 163 + docs/DSP/html/group__SinCos.html | 241 ++ docs/DSP/html/group__SinCos.js | 5 + docs/DSP/html/group__SinCosExample.html | 152 + docs/DSP/html/group__VarianceExample.html | 157 + docs/DSP/html/group__clarke.html | 252 ++ docs/DSP/html/group__clarke.js | 5 + docs/DSP/html/group__cmplx__conj.html | 284 ++ docs/DSP/html/group__cmplx__conj.js | 6 + docs/DSP/html/group__cmplx__dot__prod.html | 325 ++ docs/DSP/html/group__cmplx__dot__prod.js | 6 + docs/DSP/html/group__cmplx__mag.html | 287 ++ docs/DSP/html/group__cmplx__mag.js | 6 + docs/DSP/html/group__cmplx__mag__squared.html | 282 ++ docs/DSP/html/group__cmplx__mag__squared.js | 6 + docs/DSP/html/group__copy.html | 328 ++ docs/DSP/html/group__copy.js | 7 + docs/DSP/html/group__cos.html | 235 ++ docs/DSP/html/group__cos.js | 6 + docs/DSP/html/group__dot__prod.html | 360 +++ docs/DSP/html/group__dot__prod.js | 7 + docs/DSP/html/group__float__to__x.html | 297 ++ docs/DSP/html/group__float__to__x.js | 6 + docs/DSP/html/group__groupCmplxMath.html | 148 + docs/DSP/html/group__groupCmplxMath.js | 9 + docs/DSP/html/group__groupController.html | 147 + docs/DSP/html/group__groupController.js | 9 + docs/DSP/html/group__groupExamples.html | 157 + docs/DSP/html/group__groupExamples.js | 14 + docs/DSP/html/group__groupFastMath.html | 142 + docs/DSP/html/group__groupFastMath.js | 6 + docs/DSP/html/group__groupFilters.html | 163 + docs/DSP/html/group__groupFilters.js | 17 + docs/DSP/html/group__groupInterpolation.html | 140 + docs/DSP/html/group__groupInterpolation.js | 5 + docs/DSP/html/group__groupMath.html | 153 + docs/DSP/html/group__groupMath.js | 12 + docs/DSP/html/group__groupMatrix.html | 176 ++ docs/DSP/html/group__groupMatrix.js | 11 + docs/DSP/html/group__groupStats.html | 149 + docs/DSP/html/group__groupStats.js | 10 + docs/DSP/html/group__groupSupport.html | 147 + docs/DSP/html/group__groupSupport.js | 9 + docs/DSP/html/group__groupTransforms.html | 141 + docs/DSP/html/group__groupTransforms.js | 6 + docs/DSP/html/group__inv__clarke.html | 247 ++ docs/DSP/html/group__inv__clarke.js | 5 + docs/DSP/html/group__inv__park.html | 275 ++ docs/DSP/html/group__inv__park.js | 5 + docs/DSP/html/group__mean.html | 332 ++ docs/DSP/html/group__mean.js | 7 + docs/DSP/html/group__negate.html | 331 ++ docs/DSP/html/group__negate.js | 7 + docs/DSP/html/group__offset.html | 358 +++ docs/DSP/html/group__offset.js | 7 + docs/DSP/html/group__park.html | 280 ++ docs/DSP/html/group__park.js | 5 + docs/DSP/html/group__power.html | 330 ++ docs/DSP/html/group__power.js | 7 + docs/DSP/html/group__q15__to__x.html | 286 ++ docs/DSP/html/group__q15__to__x.js | 6 + docs/DSP/html/group__q31__to__x.html | 288 ++ docs/DSP/html/group__q31__to__x.js | 6 + docs/DSP/html/group__q7__to__x.html | 286 ++ docs/DSP/html/group__q7__to__x.js | 6 + docs/DSP/html/group__scale.html | 389 +++ docs/DSP/html/group__scale.js | 7 + docs/DSP/html/group__shift.html | 311 ++ docs/DSP/html/group__shift.js | 6 + docs/DSP/html/group__sin.html | 235 ++ docs/DSP/html/group__sin.js | 6 + docs/DSP/html/group__variance.html | 283 ++ docs/DSP/html/group__variance.js | 6 + docs/DSP/html/history_8txt.html | 129 + docs/DSP/html/index.html | 232 ++ docs/DSP/html/jquery.js | 72 + docs/DSP/html/linearInterpExampleMethod1.gif | Bin 0 -> 2354 bytes docs/DSP/html/linearInterpExampleMethod2.gif | Bin 0 -> 2407 bytes docs/DSP/html/matrixExample.gif | Bin 0 -> 4490 bytes docs/DSP/html/modules.html | 221 ++ docs/DSP/html/modules.js | 14 + docs/DSP/html/nav_f.png | Bin 0 -> 153 bytes docs/DSP/html/nav_g.png | Bin 0 -> 95 bytes docs/DSP/html/nav_h.png | Bin 0 -> 98 bytes docs/DSP/html/navtree.css | 143 + docs/DSP/html/navtree.js | 540 ++++ docs/DSP/html/navtreeindex0.js | 253 ++ docs/DSP/html/navtreeindex1.js | 253 ++ docs/DSP/html/navtreeindex2.js | 253 ++ docs/DSP/html/navtreeindex3.js | 79 + docs/DSP/html/open.png | Bin 0 -> 123 bytes docs/DSP/html/pages.html | 134 + docs/DSP/html/park.gif | Bin 0 -> 2852 bytes docs/DSP/html/parkFormula.gif | Bin 0 -> 1841 bytes docs/DSP/html/parkInvFormula.gif | Bin 0 -> 1794 bytes docs/DSP/html/printComponentTabs.js | 39 + docs/DSP/html/resize.js | 97 + docs/DSP/html/search/all_0.html | 26 + docs/DSP/html/search/all_0.js | 34 + docs/DSP/html/search/all_1.html | 26 + docs/DSP/html/search/all_1.js | 828 +++++ docs/DSP/html/search/all_10.html | 26 + docs/DSP/html/search/all_10.js | 7 + docs/DSP/html/search/all_11.html | 26 + docs/DSP/html/search/all_11.js | 18 + docs/DSP/html/search/all_12.html | 26 + docs/DSP/html/search/all_12.js | 31 + docs/DSP/html/search/all_13.html | 26 + docs/DSP/html/search/all_13.js | 61 + docs/DSP/html/search/all_14.html | 26 + docs/DSP/html/search/all_14.js | 4 + docs/DSP/html/search/all_15.html | 26 + docs/DSP/html/search/all_15.js | 21 + docs/DSP/html/search/all_16.html | 26 + docs/DSP/html/search/all_16.js | 18 + docs/DSP/html/search/all_17.html | 26 + docs/DSP/html/search/all_17.js | 8 + docs/DSP/html/search/all_2.html | 26 + docs/DSP/html/search/all_2.js | 20 + docs/DSP/html/search/all_3.html | 26 + docs/DSP/html/search/all_3.js | 44 + docs/DSP/html/search/all_4.html | 26 + docs/DSP/html/search/all_4.js | 13 + docs/DSP/html/search/all_5.html | 26 + docs/DSP/html/search/all_5.js | 7 + docs/DSP/html/search/all_6.html | 26 + docs/DSP/html/search/all_6.js | 25 + docs/DSP/html/search/all_7.html | 26 + docs/DSP/html/search/all_7.js | 6 + docs/DSP/html/search/all_8.html | 26 + docs/DSP/html/search/all_8.js | 5 + docs/DSP/html/search/all_9.html | 26 + docs/DSP/html/search/all_9.js | 10 + docs/DSP/html/search/all_a.html | 26 + docs/DSP/html/search/all_a.js | 6 + docs/DSP/html/search/all_b.html | 26 + docs/DSP/html/search/all_b.js | 11 + docs/DSP/html/search/all_c.html | 26 + docs/DSP/html/search/all_c.js | 33 + docs/DSP/html/search/all_d.html | 26 + docs/DSP/html/search/all_d.js | 17 + docs/DSP/html/search/all_e.html | 26 + docs/DSP/html/search/all_e.js | 6 + docs/DSP/html/search/all_f.html | 26 + docs/DSP/html/search/all_f.js | 24 + docs/DSP/html/search/classes_0.html | 26 + docs/DSP/html/search/classes_0.js | 64 + docs/DSP/html/search/close.png | Bin 0 -> 273 bytes docs/DSP/html/search/defines_0.html | 26 + docs/DSP/html/search/defines_0.js | 11 + docs/DSP/html/search/defines_1.html | 26 + docs/DSP/html/search/defines_1.js | 22 + docs/DSP/html/search/defines_2.html | 26 + docs/DSP/html/search/defines_2.js | 5 + docs/DSP/html/search/defines_3.html | 26 + docs/DSP/html/search/defines_3.js | 4 + docs/DSP/html/search/defines_4.html | 26 + docs/DSP/html/search/defines_4.js | 8 + docs/DSP/html/search/defines_5.html | 26 + docs/DSP/html/search/defines_5.js | 6 + docs/DSP/html/search/defines_6.html | 26 + docs/DSP/html/search/defines_6.js | 5 + docs/DSP/html/search/defines_7.html | 26 + docs/DSP/html/search/defines_7.js | 11 + docs/DSP/html/search/defines_8.html | 26 + docs/DSP/html/search/defines_8.js | 10 + docs/DSP/html/search/defines_9.html | 26 + docs/DSP/html/search/defines_9.js | 4 + docs/DSP/html/search/defines_a.html | 26 + docs/DSP/html/search/defines_a.js | 5 + docs/DSP/html/search/defines_b.html | 26 + docs/DSP/html/search/defines_b.js | 8 + docs/DSP/html/search/defines_c.html | 26 + docs/DSP/html/search/defines_c.js | 4 + docs/DSP/html/search/defines_d.html | 26 + docs/DSP/html/search/defines_d.js | 4 + docs/DSP/html/search/enums_0.html | 26 + docs/DSP/html/search/enums_0.js | 4 + docs/DSP/html/search/enumvalues_0.html | 26 + docs/DSP/html/search/enumvalues_0.js | 10 + docs/DSP/html/search/files_0.html | 26 + docs/DSP/html/search/files_0.js | 316 ++ docs/DSP/html/search/files_1.html | 26 + docs/DSP/html/search/files_1.js | 4 + docs/DSP/html/search/functions_0.html | 26 + docs/DSP/html/search/functions_0.js | 26 + docs/DSP/html/search/functions_1.html | 26 + docs/DSP/html/search/functions_1.js | 343 ++ docs/DSP/html/search/functions_2.html | 26 + docs/DSP/html/search/functions_2.js | 7 + docs/DSP/html/search/functions_3.html | 26 + docs/DSP/html/search/functions_3.js | 4 + docs/DSP/html/search/functions_4.html | 26 + docs/DSP/html/search/functions_4.js | 6 + docs/DSP/html/search/functions_5.html | 26 + docs/DSP/html/search/functions_5.js | 4 + docs/DSP/html/search/functions_6.html | 26 + docs/DSP/html/search/functions_6.js | 5 + docs/DSP/html/search/groups_0.html | 26 + docs/DSP/html/search/groups_0.js | 7 + docs/DSP/html/search/groups_1.html | 26 + docs/DSP/html/search/groups_1.js | 23 + docs/DSP/html/search/groups_2.html | 26 + docs/DSP/html/search/groups_2.js | 6 + docs/DSP/html/search/groups_3.html | 26 + docs/DSP/html/search/groups_3.js | 4 + docs/DSP/html/search/groups_4.html | 26 + docs/DSP/html/search/groups_4.js | 12 + docs/DSP/html/search/groups_5.html | 26 + docs/DSP/html/search/groups_5.js | 4 + docs/DSP/html/search/groups_6.html | 26 + docs/DSP/html/search/groups_6.js | 4 + docs/DSP/html/search/groups_7.html | 26 + docs/DSP/html/search/groups_7.js | 5 + docs/DSP/html/search/groups_8.html | 26 + docs/DSP/html/search/groups_8.js | 6 + docs/DSP/html/search/groups_9.html | 26 + docs/DSP/html/search/groups_9.js | 15 + docs/DSP/html/search/groups_a.html | 26 + docs/DSP/html/search/groups_a.js | 4 + docs/DSP/html/search/groups_b.html | 26 + docs/DSP/html/search/groups_b.js | 6 + docs/DSP/html/search/groups_c.html | 26 + docs/DSP/html/search/groups_c.js | 6 + docs/DSP/html/search/groups_d.html | 26 + docs/DSP/html/search/groups_d.js | 11 + docs/DSP/html/search/groups_e.html | 26 + docs/DSP/html/search/groups_e.js | 4 + docs/DSP/html/search/groups_f.html | 26 + docs/DSP/html/search/groups_f.js | 20 + docs/DSP/html/search/mag_sel.png | Bin 0 -> 563 bytes docs/DSP/html/search/nomatches.html | 12 + docs/DSP/html/search/pages_0.html | 26 + docs/DSP/html/search/pages_0.js | 4 + docs/DSP/html/search/pages_1.html | 26 + docs/DSP/html/search/pages_1.js | 4 + docs/DSP/html/search/pages_2.html | 26 + docs/DSP/html/search/pages_2.js | 4 + docs/DSP/html/search/search.css | 240 ++ docs/DSP/html/search/search.js | 813 +++++ docs/DSP/html/search/search_l.png | Bin 0 -> 604 bytes docs/DSP/html/search/search_m.png | Bin 0 -> 158 bytes docs/DSP/html/search/search_r.png | Bin 0 -> 612 bytes docs/DSP/html/search/typedefs_0.html | 26 + docs/DSP/html/search/typedefs_0.js | 5 + docs/DSP/html/search/typedefs_1.html | 26 + docs/DSP/html/search/typedefs_1.js | 7 + docs/DSP/html/search/variables_0.html | 26 + docs/DSP/html/search/variables_0.js | 87 + docs/DSP/html/search/variables_1.html | 26 + docs/DSP/html/search/variables_1.js | 15 + docs/DSP/html/search/variables_10.html | 26 + docs/DSP/html/search/variables_10.js | 53 + docs/DSP/html/search/variables_11.html | 26 + docs/DSP/html/search/variables_11.js | 4 + docs/DSP/html/search/variables_12.html | 26 + docs/DSP/html/search/variables_12.js | 18 + docs/DSP/html/search/variables_13.html | 26 + docs/DSP/html/search/variables_13.js | 8 + docs/DSP/html/search/variables_2.html | 26 + docs/DSP/html/search/variables_2.js | 18 + docs/DSP/html/search/variables_3.html | 26 + docs/DSP/html/search/variables_3.js | 4 + docs/DSP/html/search/variables_4.html | 26 + docs/DSP/html/search/variables_4.js | 6 + docs/DSP/html/search/variables_5.html | 26 + docs/DSP/html/search/variables_5.js | 11 + docs/DSP/html/search/variables_6.html | 26 + docs/DSP/html/search/variables_6.js | 4 + docs/DSP/html/search/variables_7.html | 26 + docs/DSP/html/search/variables_7.js | 6 + docs/DSP/html/search/variables_8.html | 26 + docs/DSP/html/search/variables_8.js | 6 + docs/DSP/html/search/variables_9.html | 26 + docs/DSP/html/search/variables_9.js | 8 + docs/DSP/html/search/variables_a.html | 26 + docs/DSP/html/search/variables_a.js | 12 + docs/DSP/html/search/variables_b.html | 26 + docs/DSP/html/search/variables_b.js | 14 + docs/DSP/html/search/variables_c.html | 26 + docs/DSP/html/search/variables_c.js | 6 + docs/DSP/html/search/variables_d.html | 26 + docs/DSP/html/search/variables_d.js | 20 + docs/DSP/html/search/variables_e.html | 26 + docs/DSP/html/search/variables_e.js | 14 + docs/DSP/html/search/variables_f.html | 26 + docs/DSP/html/search/variables_f.js | 21 + docs/DSP/html/sinCos.gif | Bin 0 -> 4040 bytes ...structarm__bilinear__interp__instance__f32.html | 196 ++ .../structarm__bilinear__interp__instance__f32.js | 6 + ...structarm__bilinear__interp__instance__q15.html | 196 ++ .../structarm__bilinear__interp__instance__q15.js | 6 + ...structarm__bilinear__interp__instance__q31.html | 196 ++ .../structarm__bilinear__interp__instance__q31.js | 6 + .../structarm__bilinear__interp__instance__q7.html | 196 ++ .../structarm__bilinear__interp__instance__q7.js | 6 + ...ructarm__biquad__cas__df1__32x64__ins__q31.html | 215 ++ ...structarm__biquad__cas__df1__32x64__ins__q31.js | 7 + ...tarm__biquad__cascade__df2T__instance__f32.html | 196 ++ ...uctarm__biquad__cascade__df2T__instance__f32.js | 6 + ...tarm__biquad__cascade__df2T__instance__f64.html | 196 ++ ...uctarm__biquad__cascade__df2T__instance__f64.js | 6 + ...quad__cascade__stereo__df2T__instance__f32.html | 196 ++ ...biquad__cascade__stereo__df2T__instance__f32.js | 6 + .../structarm__biquad__casd__df1__inst__f32.html | 196 ++ .../structarm__biquad__casd__df1__inst__f32.js | 6 + .../structarm__biquad__casd__df1__inst__q15.html | 213 ++ .../structarm__biquad__casd__df1__inst__q15.js | 7 + .../structarm__biquad__casd__df1__inst__q31.html | 215 ++ .../structarm__biquad__casd__df1__inst__q31.js | 7 + docs/DSP/html/structarm__cfft__instance__f32.html | 213 ++ docs/DSP/html/structarm__cfft__instance__f32.js | 7 + docs/DSP/html/structarm__cfft__instance__q15.html | 213 ++ docs/DSP/html/structarm__cfft__instance__q15.js | 7 + docs/DSP/html/structarm__cfft__instance__q31.html | 213 ++ docs/DSP/html/structarm__cfft__instance__q31.js | 7 + .../structarm__cfft__radix2__instance__f32.html | 281 ++ .../html/structarm__cfft__radix2__instance__f32.js | 11 + .../structarm__cfft__radix2__instance__q15.html | 264 ++ .../html/structarm__cfft__radix2__instance__q15.js | 10 + .../structarm__cfft__radix2__instance__q31.html | 264 ++ .../html/structarm__cfft__radix2__instance__q31.js | 10 + .../structarm__cfft__radix4__instance__f32.html | 283 ++ .../html/structarm__cfft__radix4__instance__f32.js | 11 + .../structarm__cfft__radix4__instance__q15.html | 264 ++ .../html/structarm__cfft__radix4__instance__q15.js | 10 + .../structarm__cfft__radix4__instance__q31.html | 264 ++ .../html/structarm__cfft__radix4__instance__q31.js | 10 + docs/DSP/html/structarm__dct4__instance__f32.html | 264 ++ docs/DSP/html/structarm__dct4__instance__f32.js | 10 + docs/DSP/html/structarm__dct4__instance__q15.html | 264 ++ docs/DSP/html/structarm__dct4__instance__q15.js | 10 + docs/DSP/html/structarm__dct4__instance__q31.html | 264 ++ docs/DSP/html/structarm__dct4__instance__q31.js | 10 + .../structarm__fir__decimate__instance__f32.html | 213 ++ .../structarm__fir__decimate__instance__f32.js | 7 + .../structarm__fir__decimate__instance__q15.html | 213 ++ .../structarm__fir__decimate__instance__q15.js | 7 + .../structarm__fir__decimate__instance__q31.html | 213 ++ .../structarm__fir__decimate__instance__q31.js | 7 + docs/DSP/html/structarm__fir__instance__f32.html | 198 ++ docs/DSP/html/structarm__fir__instance__f32.js | 6 + docs/DSP/html/structarm__fir__instance__q15.html | 196 ++ docs/DSP/html/structarm__fir__instance__q15.js | 6 + docs/DSP/html/structarm__fir__instance__q31.html | 196 ++ docs/DSP/html/structarm__fir__instance__q31.js | 6 + docs/DSP/html/structarm__fir__instance__q7.html | 196 ++ docs/DSP/html/structarm__fir__instance__q7.js | 6 + ...structarm__fir__interpolate__instance__f32.html | 213 ++ .../structarm__fir__interpolate__instance__f32.js | 7 + ...structarm__fir__interpolate__instance__q15.html | 213 ++ .../structarm__fir__interpolate__instance__q15.js | 7 + ...structarm__fir__interpolate__instance__q31.html | 213 ++ .../structarm__fir__interpolate__instance__q31.js | 7 + .../structarm__fir__lattice__instance__f32.html | 196 ++ .../html/structarm__fir__lattice__instance__f32.js | 6 + .../structarm__fir__lattice__instance__q15.html | 196 ++ .../html/structarm__fir__lattice__instance__q15.js | 6 + .../structarm__fir__lattice__instance__q31.html | 196 ++ .../html/structarm__fir__lattice__instance__q31.js | 6 + .../structarm__fir__sparse__instance__f32.html | 247 ++ .../html/structarm__fir__sparse__instance__f32.js | 9 + .../structarm__fir__sparse__instance__q15.html | 247 ++ .../html/structarm__fir__sparse__instance__q15.js | 9 + .../structarm__fir__sparse__instance__q31.html | 247 ++ .../html/structarm__fir__sparse__instance__q31.js | 9 + .../html/structarm__fir__sparse__instance__q7.html | 247 ++ .../html/structarm__fir__sparse__instance__q7.js | 9 + .../structarm__iir__lattice__instance__f32.html | 213 ++ .../html/structarm__iir__lattice__instance__f32.js | 7 + .../structarm__iir__lattice__instance__q15.html | 213 ++ .../html/structarm__iir__lattice__instance__q15.js | 7 + .../structarm__iir__lattice__instance__q31.html | 213 ++ .../html/structarm__iir__lattice__instance__q31.js | 7 + .../structarm__linear__interp__instance__f32.html | 215 ++ .../structarm__linear__interp__instance__f32.js | 7 + docs/DSP/html/structarm__lms__instance__f32.html | 213 ++ docs/DSP/html/structarm__lms__instance__f32.js | 7 + docs/DSP/html/structarm__lms__instance__q15.html | 230 ++ docs/DSP/html/structarm__lms__instance__q15.js | 8 + docs/DSP/html/structarm__lms__instance__q31.html | 230 ++ docs/DSP/html/structarm__lms__instance__q31.js | 8 + .../html/structarm__lms__norm__instance__f32.html | 249 ++ .../html/structarm__lms__norm__instance__f32.js | 9 + .../html/structarm__lms__norm__instance__q15.html | 281 ++ .../html/structarm__lms__norm__instance__q15.js | 11 + .../html/structarm__lms__norm__instance__q31.html | 281 ++ .../html/structarm__lms__norm__instance__q31.js | 11 + .../DSP/html/structarm__matrix__instance__f32.html | 198 ++ docs/DSP/html/structarm__matrix__instance__f32.js | 6 + .../DSP/html/structarm__matrix__instance__f64.html | 196 ++ docs/DSP/html/structarm__matrix__instance__f64.js | 6 + .../DSP/html/structarm__matrix__instance__q15.html | 196 ++ docs/DSP/html/structarm__matrix__instance__q15.js | 6 + .../DSP/html/structarm__matrix__instance__q31.html | 196 ++ docs/DSP/html/structarm__matrix__instance__q31.js | 6 + docs/DSP/html/structarm__pid__instance__f32.html | 264 ++ docs/DSP/html/structarm__pid__instance__f32.js | 10 + docs/DSP/html/structarm__pid__instance__q15.html | 262 ++ docs/DSP/html/structarm__pid__instance__q15.js | 10 + docs/DSP/html/structarm__pid__instance__q31.html | 264 ++ docs/DSP/html/structarm__pid__instance__q31.js | 10 + .../html/structarm__rfft__fast__instance__f32.html | 196 ++ .../html/structarm__rfft__fast__instance__f32.js | 6 + docs/DSP/html/structarm__rfft__instance__f32.html | 281 ++ docs/DSP/html/structarm__rfft__instance__f32.js | 11 + docs/DSP/html/structarm__rfft__instance__q15.html | 264 ++ docs/DSP/html/structarm__rfft__instance__q15.js | 10 + docs/DSP/html/structarm__rfft__instance__q31.html | 264 ++ docs/DSP/html/structarm__rfft__instance__q31.js | 10 + docs/DSP/html/sync_off.png | Bin 0 -> 853 bytes docs/DSP/html/sync_on.png | Bin 0 -> 845 bytes docs/DSP/html/tab_a.png | Bin 0 -> 142 bytes docs/DSP/html/tab_b.png | Bin 0 -> 169 bytes docs/DSP/html/tab_h.png | Bin 0 -> 177 bytes docs/DSP/html/tab_s.png | Bin 0 -> 184 bytes docs/DSP/html/tab_topnav.png | Bin 0 -> 232 bytes docs/DSP/html/tabs.css | 71 + 1047 files changed, 148809 insertions(+) create mode 100644 docs/DSP/html/Biquad.gif create mode 100644 docs/DSP/html/BiquadCascade.gif create mode 100644 docs/DSP/html/BiquadDF2Transposed.gif create mode 100644 docs/DSP/html/BiquadPostshift.gif create mode 100644 docs/DSP/html/CFFTQ15.gif create mode 100644 docs/DSP/html/CFFTQ31.gif create mode 100644 docs/DSP/html/CIFFTQ15.gif create mode 100644 docs/DSP/html/CIFFTQ31.gif create mode 100644 docs/DSP/html/CMSIS_Logo_Final.png create mode 100644 docs/DSP/html/ChangeLog_pg.html create mode 100644 docs/DSP/html/Change_01Log_8txt.html create mode 100644 docs/DSP/html/Convolution.gif create mode 100644 docs/DSP/html/ConvolutionEquation.gif create mode 100644 docs/DSP/html/CorrelateEquation.gif create mode 100644 docs/DSP/html/DCT4.gif create mode 100644 docs/DSP/html/DCT4Equation.gif create mode 100644 docs/DSP/html/FFTBin.gif create mode 100644 docs/DSP/html/FFTBinInput.gif create mode 100644 docs/DSP/html/FFTBinOutput.gif create mode 100644 docs/DSP/html/FIR.gif create mode 100644 docs/DSP/html/FIRDecimator.gif create mode 100644 docs/DSP/html/FIRInterpolator.gif create mode 100644 docs/DSP/html/FIRLPF_coeffs.gif create mode 100644 docs/DSP/html/FIRLPF_input.gif create mode 100644 docs/DSP/html/FIRLPF_output.gif create mode 100644 docs/DSP/html/FIRLPF_response.gif create mode 100644 docs/DSP/html/FIRLPF_signalflow.gif create mode 100644 docs/DSP/html/FIRLattice.gif create mode 100644 docs/DSP/html/FIRSparse.gif create mode 100644 docs/DSP/html/GEQ_allbandresponse.gif create mode 100644 docs/DSP/html/GEQ_bandresponse.gif create mode 100644 docs/DSP/html/GEQ_inputchirp.gif create mode 100644 docs/DSP/html/GEQ_outputchirp.gif create mode 100644 docs/DSP/html/GEQ_signalflow.gif create mode 100644 docs/DSP/html/IDCT4Equation.gif create mode 100644 docs/DSP/html/IIRLattice.gif create mode 100644 docs/DSP/html/LMS.gif create mode 100644 docs/DSP/html/LinearInterp.gif create mode 100644 docs/DSP/html/MatrixAddition.gif create mode 100644 docs/DSP/html/MatrixInverse.gif create mode 100644 docs/DSP/html/MatrixMultiplication.gif create mode 100644 docs/DSP/html/MatrixScale.gif create mode 100644 docs/DSP/html/MatrixSubtraction.gif create mode 100644 docs/DSP/html/MatrixTranspose.gif create mode 100644 docs/DSP/html/PID.gif create mode 100644 docs/DSP/html/RFFT.gif create mode 100644 docs/DSP/html/RFFTQ15.gif create mode 100644 docs/DSP/html/RFFTQ31.gif create mode 100644 docs/DSP/html/RIFFT.gif create mode 100644 docs/DSP/html/RIFFTQ15.gif create mode 100644 docs/DSP/html/RIFFTQ31.gif create mode 100644 docs/DSP/html/SignalFlow.gif create mode 100644 docs/DSP/html/Variance.gif create mode 100644 docs/DSP/html/annotated.html create mode 100644 docs/DSP/html/annotated.js create mode 100644 docs/DSP/html/arm__abs__f32_8c.html create mode 100644 docs/DSP/html/arm__abs__q15_8c.html create mode 100644 docs/DSP/html/arm__abs__q31_8c.html create mode 100644 docs/DSP/html/arm__abs__q7_8c.html create mode 100644 docs/DSP/html/arm__add__f32_8c.html create mode 100644 docs/DSP/html/arm__add__q15_8c.html create mode 100644 docs/DSP/html/arm__add__q31_8c.html create mode 100644 docs/DSP/html/arm__add__q7_8c.html create mode 100644 docs/DSP/html/arm__biquad__cascade__df1__32x64__init__q31_8c.html create mode 100644 docs/DSP/html/arm__biquad__cascade__df1__32x64__q31_8c.html create mode 100644 docs/DSP/html/arm__biquad__cascade__df1__f32_8c.html create mode 100644 docs/DSP/html/arm__biquad__cascade__df1__fast__q15_8c.html create mode 100644 docs/DSP/html/arm__biquad__cascade__df1__fast__q31_8c.html create mode 100644 docs/DSP/html/arm__biquad__cascade__df1__init__f32_8c.html create mode 100644 docs/DSP/html/arm__biquad__cascade__df1__init__q15_8c.html create mode 100644 docs/DSP/html/arm__biquad__cascade__df1__init__q31_8c.html create mode 100644 docs/DSP/html/arm__biquad__cascade__df1__q15_8c.html create mode 100644 docs/DSP/html/arm__biquad__cascade__df1__q31_8c.html create mode 100644 docs/DSP/html/arm__biquad__cascade__df2T__f32_8c.html create mode 100644 docs/DSP/html/arm__biquad__cascade__df2T__f64_8c.html create mode 100644 docs/DSP/html/arm__biquad__cascade__df2T__init__f32_8c.html create mode 100644 docs/DSP/html/arm__biquad__cascade__df2T__init__f64_8c.html create mode 100644 docs/DSP/html/arm__biquad__cascade__stereo__df2T__f32_8c.html create mode 100644 docs/DSP/html/arm__biquad__cascade__stereo__df2T__init__f32_8c.html create mode 100644 docs/DSP/html/arm__bitreversal_8c.html create mode 100644 docs/DSP/html/arm__cfft__f32_8c.html create mode 100644 docs/DSP/html/arm__cfft__q15_8c.html create mode 100644 docs/DSP/html/arm__cfft__q31_8c.html create mode 100644 docs/DSP/html/arm__cfft__radix2__f32_8c.html create mode 100644 docs/DSP/html/arm__cfft__radix2__init__f32_8c.html create mode 100644 docs/DSP/html/arm__cfft__radix2__init__q15_8c.html create mode 100644 docs/DSP/html/arm__cfft__radix2__init__q31_8c.html create mode 100644 docs/DSP/html/arm__cfft__radix2__q15_8c.html create mode 100644 docs/DSP/html/arm__cfft__radix2__q31_8c.html create mode 100644 docs/DSP/html/arm__cfft__radix4__f32_8c.html create mode 100644 docs/DSP/html/arm__cfft__radix4__init__f32_8c.html create mode 100644 docs/DSP/html/arm__cfft__radix4__init__q15_8c.html create mode 100644 docs/DSP/html/arm__cfft__radix4__init__q31_8c.html create mode 100644 docs/DSP/html/arm__cfft__radix4__q15_8c.html create mode 100644 docs/DSP/html/arm__cfft__radix4__q31_8c.html create mode 100644 docs/DSP/html/arm__cfft__radix8__f32_8c.html create mode 100644 docs/DSP/html/arm__class__marks__example_2Abstract_8txt.html create mode 100644 docs/DSP/html/arm__class__marks__example__f32_8c.html create mode 100644 docs/DSP/html/arm__cmplx__conj__f32_8c.html create mode 100644 docs/DSP/html/arm__cmplx__conj__q15_8c.html create mode 100644 docs/DSP/html/arm__cmplx__conj__q31_8c.html create mode 100644 docs/DSP/html/arm__cmplx__dot__prod__f32_8c.html create mode 100644 docs/DSP/html/arm__cmplx__dot__prod__q15_8c.html create mode 100644 docs/DSP/html/arm__cmplx__dot__prod__q31_8c.html create mode 100644 docs/DSP/html/arm__cmplx__mag__f32_8c.html create mode 100644 docs/DSP/html/arm__cmplx__mag__q15_8c.html create mode 100644 docs/DSP/html/arm__cmplx__mag__q31_8c.html create mode 100644 docs/DSP/html/arm__cmplx__mag__squared__f32_8c.html create mode 100644 docs/DSP/html/arm__cmplx__mag__squared__q15_8c.html create mode 100644 docs/DSP/html/arm__cmplx__mag__squared__q31_8c.html create mode 100644 docs/DSP/html/arm__cmplx__mult__cmplx__f32_8c.html create mode 100644 docs/DSP/html/arm__cmplx__mult__cmplx__q15_8c.html create mode 100644 docs/DSP/html/arm__cmplx__mult__cmplx__q31_8c.html create mode 100644 docs/DSP/html/arm__cmplx__mult__real__f32_8c.html create mode 100644 docs/DSP/html/arm__cmplx__mult__real__q15_8c.html create mode 100644 docs/DSP/html/arm__cmplx__mult__real__q31_8c.html create mode 100644 docs/DSP/html/arm__common__tables_8c.html create mode 100644 docs/DSP/html/arm__common__tables_8h.html create mode 100644 docs/DSP/html/arm__const__structs_8c.html create mode 100644 docs/DSP/html/arm__const__structs_8h.html create mode 100644 docs/DSP/html/arm__conv__f32_8c.html create mode 100644 docs/DSP/html/arm__conv__fast__opt__q15_8c.html create mode 100644 docs/DSP/html/arm__conv__fast__q15_8c.html create mode 100644 docs/DSP/html/arm__conv__fast__q31_8c.html create mode 100644 docs/DSP/html/arm__conv__opt__q15_8c.html create mode 100644 docs/DSP/html/arm__conv__opt__q7_8c.html create mode 100644 docs/DSP/html/arm__conv__partial__f32_8c.html create mode 100644 docs/DSP/html/arm__conv__partial__fast__opt__q15_8c.html create mode 100644 docs/DSP/html/arm__conv__partial__fast__q15_8c.html create mode 100644 docs/DSP/html/arm__conv__partial__fast__q31_8c.html create mode 100644 docs/DSP/html/arm__conv__partial__opt__q15_8c.html create mode 100644 docs/DSP/html/arm__conv__partial__opt__q7_8c.html create mode 100644 docs/DSP/html/arm__conv__partial__q15_8c.html create mode 100644 docs/DSP/html/arm__conv__partial__q31_8c.html create mode 100644 docs/DSP/html/arm__conv__partial__q7_8c.html create mode 100644 docs/DSP/html/arm__conv__q15_8c.html create mode 100644 docs/DSP/html/arm__conv__q31_8c.html create mode 100644 docs/DSP/html/arm__conv__q7_8c.html create mode 100644 docs/DSP/html/arm__convolution__example_2Abstract_8txt.html create mode 100644 docs/DSP/html/arm__convolution__example_2math__helper_8c.html create mode 100644 docs/DSP/html/arm__convolution__example_2math__helper_8h.html create mode 100644 docs/DSP/html/arm__convolution__example__f32_8c.html create mode 100644 docs/DSP/html/arm__copy__f32_8c.html create mode 100644 docs/DSP/html/arm__copy__q15_8c.html create mode 100644 docs/DSP/html/arm__copy__q31_8c.html create mode 100644 docs/DSP/html/arm__copy__q7_8c.html create mode 100644 docs/DSP/html/arm__correlate__f32_8c.html create mode 100644 docs/DSP/html/arm__correlate__fast__opt__q15_8c.html create mode 100644 docs/DSP/html/arm__correlate__fast__q15_8c.html create mode 100644 docs/DSP/html/arm__correlate__fast__q31_8c.html create mode 100644 docs/DSP/html/arm__correlate__opt__q15_8c.html create mode 100644 docs/DSP/html/arm__correlate__opt__q7_8c.html create mode 100644 docs/DSP/html/arm__correlate__q15_8c.html create mode 100644 docs/DSP/html/arm__correlate__q31_8c.html create mode 100644 docs/DSP/html/arm__correlate__q7_8c.html create mode 100644 docs/DSP/html/arm__cos__f32_8c.html create mode 100644 docs/DSP/html/arm__cos__q15_8c.html create mode 100644 docs/DSP/html/arm__cos__q31_8c.html create mode 100644 docs/DSP/html/arm__dct4__f32_8c.html create mode 100644 docs/DSP/html/arm__dct4__init__f32_8c.html create mode 100644 docs/DSP/html/arm__dct4__init__q15_8c.html create mode 100644 docs/DSP/html/arm__dct4__init__q31_8c.html create mode 100644 docs/DSP/html/arm__dct4__q15_8c.html create mode 100644 docs/DSP/html/arm__dct4__q31_8c.html create mode 100644 docs/DSP/html/arm__dot__prod__f32_8c.html create mode 100644 docs/DSP/html/arm__dot__prod__q15_8c.html create mode 100644 docs/DSP/html/arm__dot__prod__q31_8c.html create mode 100644 docs/DSP/html/arm__dot__prod__q7_8c.html create mode 100644 docs/DSP/html/arm__dotproduct__example_2Abstract_8txt.html create mode 100644 docs/DSP/html/arm__dotproduct__example__f32_8c.html create mode 100644 docs/DSP/html/arm__fft__bin__data_8c.html create mode 100644 docs/DSP/html/arm__fft__bin__example_2Abstract_8txt.html create mode 100644 docs/DSP/html/arm__fft__bin__example__f32_8c.html create mode 100644 docs/DSP/html/arm__fill__f32_8c.html create mode 100644 docs/DSP/html/arm__fill__q15_8c.html create mode 100644 docs/DSP/html/arm__fill__q31_8c.html create mode 100644 docs/DSP/html/arm__fill__q7_8c.html create mode 100644 docs/DSP/html/arm__fir__data_8c.html create mode 100644 docs/DSP/html/arm__fir__decimate__f32_8c.html create mode 100644 docs/DSP/html/arm__fir__decimate__fast__q15_8c.html create mode 100644 docs/DSP/html/arm__fir__decimate__fast__q31_8c.html create mode 100644 docs/DSP/html/arm__fir__decimate__init__f32_8c.html create mode 100644 docs/DSP/html/arm__fir__decimate__init__q15_8c.html create mode 100644 docs/DSP/html/arm__fir__decimate__init__q31_8c.html create mode 100644 docs/DSP/html/arm__fir__decimate__q15_8c.html create mode 100644 docs/DSP/html/arm__fir__decimate__q31_8c.html create mode 100644 docs/DSP/html/arm__fir__example_2Abstract_8txt.html create mode 100644 docs/DSP/html/arm__fir__example_2math__helper_8c.html create mode 100644 docs/DSP/html/arm__fir__example_2math__helper_8h.html create mode 100644 docs/DSP/html/arm__fir__example__f32_8c.html create mode 100644 docs/DSP/html/arm__fir__f32_8c.html create mode 100644 docs/DSP/html/arm__fir__fast__q15_8c.html create mode 100644 docs/DSP/html/arm__fir__fast__q31_8c.html create mode 100644 docs/DSP/html/arm__fir__init__f32_8c.html create mode 100644 docs/DSP/html/arm__fir__init__q15_8c.html create mode 100644 docs/DSP/html/arm__fir__init__q31_8c.html create mode 100644 docs/DSP/html/arm__fir__init__q7_8c.html create mode 100644 docs/DSP/html/arm__fir__interpolate__f32_8c.html create mode 100644 docs/DSP/html/arm__fir__interpolate__init__f32_8c.html create mode 100644 docs/DSP/html/arm__fir__interpolate__init__q15_8c.html create mode 100644 docs/DSP/html/arm__fir__interpolate__init__q31_8c.html create mode 100644 docs/DSP/html/arm__fir__interpolate__q15_8c.html create mode 100644 docs/DSP/html/arm__fir__interpolate__q31_8c.html create mode 100644 docs/DSP/html/arm__fir__lattice__f32_8c.html create mode 100644 docs/DSP/html/arm__fir__lattice__init__f32_8c.html create mode 100644 docs/DSP/html/arm__fir__lattice__init__q15_8c.html create mode 100644 docs/DSP/html/arm__fir__lattice__init__q31_8c.html create mode 100644 docs/DSP/html/arm__fir__lattice__q15_8c.html create mode 100644 docs/DSP/html/arm__fir__lattice__q31_8c.html create mode 100644 docs/DSP/html/arm__fir__q15_8c.html create mode 100644 docs/DSP/html/arm__fir__q31_8c.html create mode 100644 docs/DSP/html/arm__fir__q7_8c.html create mode 100644 docs/DSP/html/arm__fir__sparse__f32_8c.html create mode 100644 docs/DSP/html/arm__fir__sparse__init__f32_8c.html create mode 100644 docs/DSP/html/arm__fir__sparse__init__q15_8c.html create mode 100644 docs/DSP/html/arm__fir__sparse__init__q31_8c.html create mode 100644 docs/DSP/html/arm__fir__sparse__init__q7_8c.html create mode 100644 docs/DSP/html/arm__fir__sparse__q15_8c.html create mode 100644 docs/DSP/html/arm__fir__sparse__q31_8c.html create mode 100644 docs/DSP/html/arm__fir__sparse__q7_8c.html create mode 100644 docs/DSP/html/arm__float__to__q15_8c.html create mode 100644 docs/DSP/html/arm__float__to__q31_8c.html create mode 100644 docs/DSP/html/arm__float__to__q7_8c.html create mode 100644 docs/DSP/html/arm__graphic__equalizer__data_8c.html create mode 100644 docs/DSP/html/arm__graphic__equalizer__example_2Abstract_8txt.html create mode 100644 docs/DSP/html/arm__graphic__equalizer__example_2math__helper_8c.html create mode 100644 docs/DSP/html/arm__graphic__equalizer__example_2math__helper_8h.html create mode 100644 docs/DSP/html/arm__graphic__equalizer__example__q31_8c.html create mode 100644 docs/DSP/html/arm__iir__lattice__f32_8c.html create mode 100644 docs/DSP/html/arm__iir__lattice__init__f32_8c.html create mode 100644 docs/DSP/html/arm__iir__lattice__init__q15_8c.html create mode 100644 docs/DSP/html/arm__iir__lattice__init__q31_8c.html create mode 100644 docs/DSP/html/arm__iir__lattice__q15_8c.html create mode 100644 docs/DSP/html/arm__iir__lattice__q31_8c.html create mode 100644 docs/DSP/html/arm__linear__interp__data_8c.html create mode 100644 docs/DSP/html/arm__linear__interp__example_2Abstract_8txt.html create mode 100644 docs/DSP/html/arm__linear__interp__example_2math__helper_8c.html create mode 100644 docs/DSP/html/arm__linear__interp__example_2math__helper_8h.html create mode 100644 docs/DSP/html/arm__linear__interp__example__f32_8c.html create mode 100644 docs/DSP/html/arm__lms__f32_8c.html create mode 100644 docs/DSP/html/arm__lms__init__f32_8c.html create mode 100644 docs/DSP/html/arm__lms__init__q15_8c.html create mode 100644 docs/DSP/html/arm__lms__init__q31_8c.html create mode 100644 docs/DSP/html/arm__lms__norm__f32_8c.html create mode 100644 docs/DSP/html/arm__lms__norm__init__f32_8c.html create mode 100644 docs/DSP/html/arm__lms__norm__init__q15_8c.html create mode 100644 docs/DSP/html/arm__lms__norm__init__q31_8c.html create mode 100644 docs/DSP/html/arm__lms__norm__q15_8c.html create mode 100644 docs/DSP/html/arm__lms__norm__q31_8c.html create mode 100644 docs/DSP/html/arm__lms__q15_8c.html create mode 100644 docs/DSP/html/arm__lms__q31_8c.html create mode 100644 docs/DSP/html/arm__mat__add__f32_8c.html create mode 100644 docs/DSP/html/arm__mat__add__q15_8c.html create mode 100644 docs/DSP/html/arm__mat__add__q31_8c.html create mode 100644 docs/DSP/html/arm__mat__cmplx__mult__f32_8c.html create mode 100644 docs/DSP/html/arm__mat__cmplx__mult__q15_8c.html create mode 100644 docs/DSP/html/arm__mat__cmplx__mult__q31_8c.html create mode 100644 docs/DSP/html/arm__mat__init__f32_8c.html create mode 100644 docs/DSP/html/arm__mat__init__q15_8c.html create mode 100644 docs/DSP/html/arm__mat__init__q31_8c.html create mode 100644 docs/DSP/html/arm__mat__inverse__f32_8c.html create mode 100644 docs/DSP/html/arm__mat__inverse__f64_8c.html create mode 100644 docs/DSP/html/arm__mat__mult__f32_8c.html create mode 100644 docs/DSP/html/arm__mat__mult__fast__q15_8c.html create mode 100644 docs/DSP/html/arm__mat__mult__fast__q31_8c.html create mode 100644 docs/DSP/html/arm__mat__mult__q15_8c.html create mode 100644 docs/DSP/html/arm__mat__mult__q31_8c.html create mode 100644 docs/DSP/html/arm__mat__scale__f32_8c.html create mode 100644 docs/DSP/html/arm__mat__scale__q15_8c.html create mode 100644 docs/DSP/html/arm__mat__scale__q31_8c.html create mode 100644 docs/DSP/html/arm__mat__sub__f32_8c.html create mode 100644 docs/DSP/html/arm__mat__sub__q15_8c.html create mode 100644 docs/DSP/html/arm__mat__sub__q31_8c.html create mode 100644 docs/DSP/html/arm__mat__trans__f32_8c.html create mode 100644 docs/DSP/html/arm__mat__trans__q15_8c.html create mode 100644 docs/DSP/html/arm__mat__trans__q31_8c.html create mode 100644 docs/DSP/html/arm__math_8h.html create mode 100644 docs/DSP/html/arm__matrix__example_2Abstract_8txt.html create mode 100644 docs/DSP/html/arm__matrix__example_2math__helper_8c.html create mode 100644 docs/DSP/html/arm__matrix__example_2math__helper_8h.html create mode 100644 docs/DSP/html/arm__matrix__example__f32_8c.html create mode 100644 docs/DSP/html/arm__max__f32_8c.html create mode 100644 docs/DSP/html/arm__max__q15_8c.html create mode 100644 docs/DSP/html/arm__max__q31_8c.html create mode 100644 docs/DSP/html/arm__max__q7_8c.html create mode 100644 docs/DSP/html/arm__mean__f32_8c.html create mode 100644 docs/DSP/html/arm__mean__q15_8c.html create mode 100644 docs/DSP/html/arm__mean__q31_8c.html create mode 100644 docs/DSP/html/arm__mean__q7_8c.html create mode 100644 docs/DSP/html/arm__min__f32_8c.html create mode 100644 docs/DSP/html/arm__min__q15_8c.html create mode 100644 docs/DSP/html/arm__min__q31_8c.html create mode 100644 docs/DSP/html/arm__min__q7_8c.html create mode 100644 docs/DSP/html/arm__mult__f32_8c.html create mode 100644 docs/DSP/html/arm__mult__q15_8c.html create mode 100644 docs/DSP/html/arm__mult__q31_8c.html create mode 100644 docs/DSP/html/arm__mult__q7_8c.html create mode 100644 docs/DSP/html/arm__negate__f32_8c.html create mode 100644 docs/DSP/html/arm__negate__q15_8c.html create mode 100644 docs/DSP/html/arm__negate__q31_8c.html create mode 100644 docs/DSP/html/arm__negate__q7_8c.html create mode 100644 docs/DSP/html/arm__offset__f32_8c.html create mode 100644 docs/DSP/html/arm__offset__q15_8c.html create mode 100644 docs/DSP/html/arm__offset__q31_8c.html create mode 100644 docs/DSP/html/arm__offset__q7_8c.html create mode 100644 docs/DSP/html/arm__pid__init__f32_8c.html create mode 100644 docs/DSP/html/arm__pid__init__q15_8c.html create mode 100644 docs/DSP/html/arm__pid__init__q31_8c.html create mode 100644 docs/DSP/html/arm__pid__reset__f32_8c.html create mode 100644 docs/DSP/html/arm__pid__reset__q15_8c.html create mode 100644 docs/DSP/html/arm__pid__reset__q31_8c.html create mode 100644 docs/DSP/html/arm__power__f32_8c.html create mode 100644 docs/DSP/html/arm__power__q15_8c.html create mode 100644 docs/DSP/html/arm__power__q31_8c.html create mode 100644 docs/DSP/html/arm__power__q7_8c.html create mode 100644 docs/DSP/html/arm__q15__to__float_8c.html create mode 100644 docs/DSP/html/arm__q15__to__q31_8c.html create mode 100644 docs/DSP/html/arm__q15__to__q7_8c.html create mode 100644 docs/DSP/html/arm__q31__to__float_8c.html create mode 100644 docs/DSP/html/arm__q31__to__q15_8c.html create mode 100644 docs/DSP/html/arm__q31__to__q7_8c.html create mode 100644 docs/DSP/html/arm__q7__to__float_8c.html create mode 100644 docs/DSP/html/arm__q7__to__q15_8c.html create mode 100644 docs/DSP/html/arm__q7__to__q31_8c.html create mode 100644 docs/DSP/html/arm__rfft__f32_8c.html create mode 100644 docs/DSP/html/arm__rfft__fast__f32_8c.html create mode 100644 docs/DSP/html/arm__rfft__fast__init__f32_8c.html create mode 100644 docs/DSP/html/arm__rfft__init__f32_8c.html create mode 100644 docs/DSP/html/arm__rfft__init__q15_8c.html create mode 100644 docs/DSP/html/arm__rfft__init__q31_8c.html create mode 100644 docs/DSP/html/arm__rfft__q15_8c.html create mode 100644 docs/DSP/html/arm__rfft__q31_8c.html create mode 100644 docs/DSP/html/arm__rms__f32_8c.html create mode 100644 docs/DSP/html/arm__rms__q15_8c.html create mode 100644 docs/DSP/html/arm__rms__q31_8c.html create mode 100644 docs/DSP/html/arm__scale__f32_8c.html create mode 100644 docs/DSP/html/arm__scale__q15_8c.html create mode 100644 docs/DSP/html/arm__scale__q31_8c.html create mode 100644 docs/DSP/html/arm__scale__q7_8c.html create mode 100644 docs/DSP/html/arm__shift__q15_8c.html create mode 100644 docs/DSP/html/arm__shift__q31_8c.html create mode 100644 docs/DSP/html/arm__shift__q7_8c.html create mode 100644 docs/DSP/html/arm__signal__converge__data_8c.html create mode 100644 docs/DSP/html/arm__signal__converge__example_2Abstract_8txt.html create mode 100644 docs/DSP/html/arm__signal__converge__example_2math__helper_8c.html create mode 100644 docs/DSP/html/arm__signal__converge__example_2math__helper_8h.html create mode 100644 docs/DSP/html/arm__signal__converge__example__f32_8c.html create mode 100644 docs/DSP/html/arm__sin__cos__example_2Abstract_8txt.html create mode 100644 docs/DSP/html/arm__sin__cos__example__f32_8c.html create mode 100644 docs/DSP/html/arm__sin__cos__f32_8c.html create mode 100644 docs/DSP/html/arm__sin__cos__q31_8c.html create mode 100644 docs/DSP/html/arm__sin__f32_8c.html create mode 100644 docs/DSP/html/arm__sin__q15_8c.html create mode 100644 docs/DSP/html/arm__sin__q31_8c.html create mode 100644 docs/DSP/html/arm__sqrt__q15_8c.html create mode 100644 docs/DSP/html/arm__sqrt__q31_8c.html create mode 100644 docs/DSP/html/arm__std__f32_8c.html create mode 100644 docs/DSP/html/arm__std__q15_8c.html create mode 100644 docs/DSP/html/arm__std__q31_8c.html create mode 100644 docs/DSP/html/arm__sub__f32_8c.html create mode 100644 docs/DSP/html/arm__sub__q15_8c.html create mode 100644 docs/DSP/html/arm__sub__q31_8c.html create mode 100644 docs/DSP/html/arm__sub__q7_8c.html create mode 100644 docs/DSP/html/arm__var__f32_8c.html create mode 100644 docs/DSP/html/arm__var__q15_8c.html create mode 100644 docs/DSP/html/arm__var__q31_8c.html create mode 100644 docs/DSP/html/arm__variance__example_2Abstract_8txt.html create mode 100644 docs/DSP/html/arm__variance__example__f32_8c.html create mode 100644 docs/DSP/html/arm_class_marks_example_f32_8c-example.html create mode 100644 docs/DSP/html/arm_convolution_example_f32_8c-example.html create mode 100644 docs/DSP/html/arm_dotproduct_example_f32_8c-example.html create mode 100644 docs/DSP/html/arm_fft_bin_example_f32_8c-example.html create mode 100644 docs/DSP/html/arm_fir_example_f32_8c-example.html create mode 100644 docs/DSP/html/arm_graphic_equalizer_example_q31_8c-example.html create mode 100644 docs/DSP/html/arm_linear_interp_example_f32_8c-example.html create mode 100644 docs/DSP/html/arm_matrix_example_f32_8c-example.html create mode 100644 docs/DSP/html/arm_signal_converge_example_f32_8c-example.html create mode 100644 docs/DSP/html/arm_sin_cos_example_f32_8c-example.html create mode 100644 docs/DSP/html/arm_variance_example_f32_8c-example.html create mode 100644 docs/DSP/html/bc_s.png create mode 100644 docs/DSP/html/bdwn.png create mode 100644 docs/DSP/html/clarke.gif create mode 100644 docs/DSP/html/clarkeFormula.gif create mode 100644 docs/DSP/html/clarkeInvFormula.gif create mode 100644 docs/DSP/html/classes.html create mode 100644 docs/DSP/html/closed.png create mode 100644 docs/DSP/html/cmsis.css create mode 100644 docs/DSP/html/dct4FormatsQ15Table.gif create mode 100644 docs/DSP/html/dct4FormatsQ31Table.gif create mode 100644 docs/DSP/html/dct4NormalizingF32Table.gif create mode 100644 docs/DSP/html/dct4NormalizingQ15Table.gif create mode 100644 docs/DSP/html/dct4NormalizingQ31Table.gif create mode 100644 docs/DSP/html/deprecated.html create mode 100644 docs/DSP/html/dir_1170e6dac28fddf4fdc874a585bf14d6.html create mode 100644 docs/DSP/html/dir_17f4c3c4a1c8e5f7adccdfcc8daad256.html create mode 100644 docs/DSP/html/dir_2dfacf8e98c40fbe6b43e4f379522b9d.html create mode 100644 docs/DSP/html/dir_3c115b2b6137a19040f05baba5bbe4bb.html create mode 100644 docs/DSP/html/dir_4686057ebfd09ff788c87e22ea0e3543.html create mode 100644 docs/DSP/html/dir_562f151f187819373d848c62a25ba73f.html create mode 100644 docs/DSP/html/dir_650d82db24a6311fa7658fced19ae149.html create mode 100644 docs/DSP/html/dir_68360bf40d8d7020a2d63dffc5ff3fbe.html create mode 100644 docs/DSP/html/dir_693482090d3a79198386acaa7ef7c6b2.html create mode 100644 docs/DSP/html/dir_a3413d16a2695ab37a70c8c03c616c68.html create mode 100644 docs/DSP/html/dir_a60f901a1a7665a0737ec2a3f2ba0d4e.html create mode 100644 docs/DSP/html/dir_a7aea38f75b0edaf61d4d95d1f19ac9f.html create mode 100644 docs/DSP/html/dir_abd1d8a41d439a254a6d729f0d888b04.html create mode 100644 docs/DSP/html/dir_ae37ae87b9b72905e94a2ae43aaff3a6.html create mode 100644 docs/DSP/html/dir_b20befc9106ee721a20d5e80599f43ba.html create mode 100644 docs/DSP/html/dir_cab95e0391c67daec1019df34d95a470.html create mode 100644 docs/DSP/html/dir_cb79679bd7d585e2e3c8a1b12a7b28d8.html create mode 100644 docs/DSP/html/dir_cf3b734d050ceea02fbfb06f215bbc8f.html create mode 100644 docs/DSP/html/dir_d47fe067fda502b2aac97b7803894821.html create mode 100644 docs/DSP/html/dir_dd8be1de2cb2fdb097bade8f148f6c3f.html create mode 100644 docs/DSP/html/dir_ddac112016d6de7a55521e85603e9644.html create mode 100644 docs/DSP/html/dir_e69703b6e48666328a369b2a39b5e8f2.html create mode 100644 docs/DSP/html/dir_ef818d145b5ec6db038e10b22abefd0e.html create mode 100644 docs/DSP/html/dir_f7b1dad887759bfadf83e5e1cd802011.html create mode 100644 docs/DSP/html/dir_f93595924be31e3058e32faa649f9f3e.html create mode 100644 docs/DSP/html/dir_fa13912dcbdb74d4eda31d75ef895c4f.html create mode 100644 docs/DSP/html/dotProduct.gif create mode 100644 docs/DSP/html/doxygen.css create mode 100644 docs/DSP/html/doxygen.png create mode 100644 docs/DSP/html/dynsections.js create mode 100644 docs/DSP/html/examples.html create mode 100644 docs/DSP/html/files.html create mode 100644 docs/DSP/html/ftv2blank.png create mode 100644 docs/DSP/html/ftv2cl.png create mode 100644 docs/DSP/html/ftv2doc.png create mode 100644 docs/DSP/html/ftv2folderclosed.png create mode 100644 docs/DSP/html/ftv2folderopen.png create mode 100644 docs/DSP/html/ftv2lastnode.png create mode 100644 docs/DSP/html/ftv2link.png create mode 100644 docs/DSP/html/ftv2mlastnode.png create mode 100644 docs/DSP/html/ftv2mnode.png create mode 100644 docs/DSP/html/ftv2mo.png create mode 100644 docs/DSP/html/ftv2node.png create mode 100644 docs/DSP/html/ftv2ns.png create mode 100644 docs/DSP/html/ftv2plastnode.png create mode 100644 docs/DSP/html/ftv2pnode.png create mode 100644 docs/DSP/html/ftv2splitbar.png create mode 100644 docs/DSP/html/ftv2vertline.png create mode 100644 docs/DSP/html/functions.html create mode 100644 docs/DSP/html/functions_b.html create mode 100644 docs/DSP/html/functions_dup.js create mode 100644 docs/DSP/html/functions_e.html create mode 100644 docs/DSP/html/functions_f.html create mode 100644 docs/DSP/html/functions_i.html create mode 100644 docs/DSP/html/functions_k.html create mode 100644 docs/DSP/html/functions_l.html create mode 100644 docs/DSP/html/functions_m.html create mode 100644 docs/DSP/html/functions_n.html create mode 100644 docs/DSP/html/functions_o.html create mode 100644 docs/DSP/html/functions_p.html create mode 100644 docs/DSP/html/functions_r.html create mode 100644 docs/DSP/html/functions_s.html create mode 100644 docs/DSP/html/functions_t.html create mode 100644 docs/DSP/html/functions_vars.html create mode 100644 docs/DSP/html/functions_vars.js create mode 100644 docs/DSP/html/functions_vars_b.html create mode 100644 docs/DSP/html/functions_vars_e.html create mode 100644 docs/DSP/html/functions_vars_f.html create mode 100644 docs/DSP/html/functions_vars_i.html create mode 100644 docs/DSP/html/functions_vars_k.html create mode 100644 docs/DSP/html/functions_vars_l.html create mode 100644 docs/DSP/html/functions_vars_m.html create mode 100644 docs/DSP/html/functions_vars_n.html create mode 100644 docs/DSP/html/functions_vars_o.html create mode 100644 docs/DSP/html/functions_vars_p.html create mode 100644 docs/DSP/html/functions_vars_r.html create mode 100644 docs/DSP/html/functions_vars_s.html create mode 100644 docs/DSP/html/functions_vars_t.html create mode 100644 docs/DSP/html/functions_vars_x.html create mode 100644 docs/DSP/html/functions_x.html create mode 100644 docs/DSP/html/globals.html create mode 100644 docs/DSP/html/globals_a.html create mode 100644 docs/DSP/html/globals_b.html create mode 100644 docs/DSP/html/globals_c.html create mode 100644 docs/DSP/html/globals_d.html create mode 100644 docs/DSP/html/globals_defs.html create mode 100644 docs/DSP/html/globals_e.html create mode 100644 docs/DSP/html/globals_enum.html create mode 100644 docs/DSP/html/globals_eval.html create mode 100644 docs/DSP/html/globals_f.html create mode 100644 docs/DSP/html/globals_func.html create mode 100644 docs/DSP/html/globals_func_a.html create mode 100644 docs/DSP/html/globals_func_b.html create mode 100644 docs/DSP/html/globals_func_c.html create mode 100644 docs/DSP/html/globals_func_d.html create mode 100644 docs/DSP/html/globals_func_f.html create mode 100644 docs/DSP/html/globals_func_g.html create mode 100644 docs/DSP/html/globals_func_i.html create mode 100644 docs/DSP/html/globals_func_l.html create mode 100644 docs/DSP/html/globals_func_m.html create mode 100644 docs/DSP/html/globals_func_n.html create mode 100644 docs/DSP/html/globals_func_o.html create mode 100644 docs/DSP/html/globals_func_p.html create mode 100644 docs/DSP/html/globals_func_q.html create mode 100644 docs/DSP/html/globals_func_r.html create mode 100644 docs/DSP/html/globals_func_s.html create mode 100644 docs/DSP/html/globals_func_t.html create mode 100644 docs/DSP/html/globals_func_v.html create mode 100644 docs/DSP/html/globals_g.html create mode 100644 docs/DSP/html/globals_i.html create mode 100644 docs/DSP/html/globals_l.html create mode 100644 docs/DSP/html/globals_m.html create mode 100644 docs/DSP/html/globals_n.html create mode 100644 docs/DSP/html/globals_o.html create mode 100644 docs/DSP/html/globals_p.html create mode 100644 docs/DSP/html/globals_q.html create mode 100644 docs/DSP/html/globals_r.html create mode 100644 docs/DSP/html/globals_s.html create mode 100644 docs/DSP/html/globals_t.html create mode 100644 docs/DSP/html/globals_type.html create mode 100644 docs/DSP/html/globals_u.html create mode 100644 docs/DSP/html/globals_v.html create mode 100644 docs/DSP/html/globals_vars.html create mode 100644 docs/DSP/html/globals_vars_b.html create mode 100644 docs/DSP/html/globals_vars_c.html create mode 100644 docs/DSP/html/globals_vars_d.html create mode 100644 docs/DSP/html/globals_vars_e.html create mode 100644 docs/DSP/html/globals_vars_f.html create mode 100644 docs/DSP/html/globals_vars_g.html create mode 100644 docs/DSP/html/globals_vars_i.html create mode 100644 docs/DSP/html/globals_vars_l.html create mode 100644 docs/DSP/html/globals_vars_m.html create mode 100644 docs/DSP/html/globals_vars_n.html create mode 100644 docs/DSP/html/globals_vars_o.html create mode 100644 docs/DSP/html/globals_vars_r.html create mode 100644 docs/DSP/html/globals_vars_s.html create mode 100644 docs/DSP/html/globals_vars_t.html create mode 100644 docs/DSP/html/globals_vars_v.html create mode 100644 docs/DSP/html/globals_vars_w.html create mode 100644 docs/DSP/html/globals_vars_x.html create mode 100644 docs/DSP/html/globals_w.html create mode 100644 docs/DSP/html/globals_x.html create mode 100644 docs/DSP/html/group__BasicAbs.html create mode 100644 docs/DSP/html/group__BasicAbs.js create mode 100644 docs/DSP/html/group__BasicAdd.html create mode 100644 docs/DSP/html/group__BasicAdd.js create mode 100644 docs/DSP/html/group__BasicMult.html create mode 100644 docs/DSP/html/group__BasicMult.js create mode 100644 docs/DSP/html/group__BasicSub.html create mode 100644 docs/DSP/html/group__BasicSub.js create mode 100644 docs/DSP/html/group__BilinearInterpolate.html create mode 100644 docs/DSP/html/group__BilinearInterpolate.js create mode 100644 docs/DSP/html/group__BiquadCascadeDF1.html create mode 100644 docs/DSP/html/group__BiquadCascadeDF1.js create mode 100644 docs/DSP/html/group__BiquadCascadeDF1__32x64.html create mode 100644 docs/DSP/html/group__BiquadCascadeDF1__32x64.js create mode 100644 docs/DSP/html/group__BiquadCascadeDF2T.html create mode 100644 docs/DSP/html/group__BiquadCascadeDF2T.js create mode 100644 docs/DSP/html/group__CFFT__CIFFT.html create mode 100644 docs/DSP/html/group__CFFT__CIFFT.js create mode 100644 docs/DSP/html/group__ClassMarks.html create mode 100644 docs/DSP/html/group__CmplxByCmplxMult.html create mode 100644 docs/DSP/html/group__CmplxByCmplxMult.js create mode 100644 docs/DSP/html/group__CmplxByRealMult.html create mode 100644 docs/DSP/html/group__CmplxByRealMult.js create mode 100644 docs/DSP/html/group__CmplxMatrixMult.html create mode 100644 docs/DSP/html/group__CmplxMatrixMult.js create mode 100644 docs/DSP/html/group__ComplexFFT.html create mode 100644 docs/DSP/html/group__ComplexFFT.js create mode 100644 docs/DSP/html/group__Conv.html create mode 100644 docs/DSP/html/group__Conv.js create mode 100644 docs/DSP/html/group__ConvolutionExample.html create mode 100644 docs/DSP/html/group__Corr.html create mode 100644 docs/DSP/html/group__Corr.js create mode 100644 docs/DSP/html/group__DCT4__IDCT4.html create mode 100644 docs/DSP/html/group__DCT4__IDCT4.js create mode 100644 docs/DSP/html/group__DCT4__IDCT4__Table.html create mode 100644 docs/DSP/html/group__DCT4__IDCT4__Table.js create mode 100644 docs/DSP/html/group__DotproductExample.html create mode 100644 docs/DSP/html/group__FIR.html create mode 100644 docs/DSP/html/group__FIR.js create mode 100644 docs/DSP/html/group__FIRLPF.html create mode 100644 docs/DSP/html/group__FIR__Interpolate.html create mode 100644 docs/DSP/html/group__FIR__Interpolate.js create mode 100644 docs/DSP/html/group__FIR__Lattice.html create mode 100644 docs/DSP/html/group__FIR__Lattice.js create mode 100644 docs/DSP/html/group__FIR__Sparse.html create mode 100644 docs/DSP/html/group__FIR__Sparse.js create mode 100644 docs/DSP/html/group__FIR__decimate.html create mode 100644 docs/DSP/html/group__FIR__decimate.js create mode 100644 docs/DSP/html/group__Fill.html create mode 100644 docs/DSP/html/group__Fill.js create mode 100644 docs/DSP/html/group__FrequencyBin.html create mode 100644 docs/DSP/html/group__GEQ5Band.html create mode 100644 docs/DSP/html/group__IIR__Lattice.html create mode 100644 docs/DSP/html/group__IIR__Lattice.js create mode 100644 docs/DSP/html/group__LMS.html create mode 100644 docs/DSP/html/group__LMS.js create mode 100644 docs/DSP/html/group__LMS__NORM.html create mode 100644 docs/DSP/html/group__LMS__NORM.js create mode 100644 docs/DSP/html/group__LinearInterpExample.html create mode 100644 docs/DSP/html/group__LinearInterpolate.html create mode 100644 docs/DSP/html/group__LinearInterpolate.js create mode 100644 docs/DSP/html/group__MatrixAdd.html create mode 100644 docs/DSP/html/group__MatrixAdd.js create mode 100644 docs/DSP/html/group__MatrixExample.html create mode 100644 docs/DSP/html/group__MatrixInit.html create mode 100644 docs/DSP/html/group__MatrixInit.js create mode 100644 docs/DSP/html/group__MatrixInv.html create mode 100644 docs/DSP/html/group__MatrixInv.js create mode 100644 docs/DSP/html/group__MatrixMult.html create mode 100644 docs/DSP/html/group__MatrixMult.js create mode 100644 docs/DSP/html/group__MatrixScale.html create mode 100644 docs/DSP/html/group__MatrixScale.js create mode 100644 docs/DSP/html/group__MatrixSub.html create mode 100644 docs/DSP/html/group__MatrixSub.js create mode 100644 docs/DSP/html/group__MatrixTrans.html create mode 100644 docs/DSP/html/group__MatrixTrans.js create mode 100644 docs/DSP/html/group__Max.html create mode 100644 docs/DSP/html/group__Max.js create mode 100644 docs/DSP/html/group__Min.html create mode 100644 docs/DSP/html/group__Min.js create mode 100644 docs/DSP/html/group__PID.html create mode 100644 docs/DSP/html/group__PID.js create mode 100644 docs/DSP/html/group__PartialConv.html create mode 100644 docs/DSP/html/group__PartialConv.js create mode 100644 docs/DSP/html/group__RMS.html create mode 100644 docs/DSP/html/group__RMS.js create mode 100644 docs/DSP/html/group__RealFFT.html create mode 100644 docs/DSP/html/group__RealFFT.js create mode 100644 docs/DSP/html/group__RealFFT__Table.html create mode 100644 docs/DSP/html/group__RealFFT__Table.js create mode 100644 docs/DSP/html/group__SQRT.html create mode 100644 docs/DSP/html/group__SQRT.js create mode 100644 docs/DSP/html/group__STD.html create mode 100644 docs/DSP/html/group__STD.js create mode 100644 docs/DSP/html/group__SignalConvergence.html create mode 100644 docs/DSP/html/group__SinCos.html create mode 100644 docs/DSP/html/group__SinCos.js create mode 100644 docs/DSP/html/group__SinCosExample.html create mode 100644 docs/DSP/html/group__VarianceExample.html create mode 100644 docs/DSP/html/group__clarke.html create mode 100644 docs/DSP/html/group__clarke.js create mode 100644 docs/DSP/html/group__cmplx__conj.html create mode 100644 docs/DSP/html/group__cmplx__conj.js create mode 100644 docs/DSP/html/group__cmplx__dot__prod.html create mode 100644 docs/DSP/html/group__cmplx__dot__prod.js create mode 100644 docs/DSP/html/group__cmplx__mag.html create mode 100644 docs/DSP/html/group__cmplx__mag.js create mode 100644 docs/DSP/html/group__cmplx__mag__squared.html create mode 100644 docs/DSP/html/group__cmplx__mag__squared.js create mode 100644 docs/DSP/html/group__copy.html create mode 100644 docs/DSP/html/group__copy.js create mode 100644 docs/DSP/html/group__cos.html create mode 100644 docs/DSP/html/group__cos.js create mode 100644 docs/DSP/html/group__dot__prod.html create mode 100644 docs/DSP/html/group__dot__prod.js create mode 100644 docs/DSP/html/group__float__to__x.html create mode 100644 docs/DSP/html/group__float__to__x.js create mode 100644 docs/DSP/html/group__groupCmplxMath.html create mode 100644 docs/DSP/html/group__groupCmplxMath.js create mode 100644 docs/DSP/html/group__groupController.html create mode 100644 docs/DSP/html/group__groupController.js create mode 100644 docs/DSP/html/group__groupExamples.html create mode 100644 docs/DSP/html/group__groupExamples.js create mode 100644 docs/DSP/html/group__groupFastMath.html create mode 100644 docs/DSP/html/group__groupFastMath.js create mode 100644 docs/DSP/html/group__groupFilters.html create mode 100644 docs/DSP/html/group__groupFilters.js create mode 100644 docs/DSP/html/group__groupInterpolation.html create mode 100644 docs/DSP/html/group__groupInterpolation.js create mode 100644 docs/DSP/html/group__groupMath.html create mode 100644 docs/DSP/html/group__groupMath.js create mode 100644 docs/DSP/html/group__groupMatrix.html create mode 100644 docs/DSP/html/group__groupMatrix.js create mode 100644 docs/DSP/html/group__groupStats.html create mode 100644 docs/DSP/html/group__groupStats.js create mode 100644 docs/DSP/html/group__groupSupport.html create mode 100644 docs/DSP/html/group__groupSupport.js create mode 100644 docs/DSP/html/group__groupTransforms.html create mode 100644 docs/DSP/html/group__groupTransforms.js create mode 100644 docs/DSP/html/group__inv__clarke.html create mode 100644 docs/DSP/html/group__inv__clarke.js create mode 100644 docs/DSP/html/group__inv__park.html create mode 100644 docs/DSP/html/group__inv__park.js create mode 100644 docs/DSP/html/group__mean.html create mode 100644 docs/DSP/html/group__mean.js create mode 100644 docs/DSP/html/group__negate.html create mode 100644 docs/DSP/html/group__negate.js create mode 100644 docs/DSP/html/group__offset.html create mode 100644 docs/DSP/html/group__offset.js create mode 100644 docs/DSP/html/group__park.html create mode 100644 docs/DSP/html/group__park.js create mode 100644 docs/DSP/html/group__power.html create mode 100644 docs/DSP/html/group__power.js create mode 100644 docs/DSP/html/group__q15__to__x.html create mode 100644 docs/DSP/html/group__q15__to__x.js create mode 100644 docs/DSP/html/group__q31__to__x.html create mode 100644 docs/DSP/html/group__q31__to__x.js create mode 100644 docs/DSP/html/group__q7__to__x.html create mode 100644 docs/DSP/html/group__q7__to__x.js create mode 100644 docs/DSP/html/group__scale.html create mode 100644 docs/DSP/html/group__scale.js create mode 100644 docs/DSP/html/group__shift.html create mode 100644 docs/DSP/html/group__shift.js create mode 100644 docs/DSP/html/group__sin.html create mode 100644 docs/DSP/html/group__sin.js create mode 100644 docs/DSP/html/group__variance.html create mode 100644 docs/DSP/html/group__variance.js create mode 100644 docs/DSP/html/history_8txt.html create mode 100644 docs/DSP/html/index.html create mode 100644 docs/DSP/html/jquery.js create mode 100644 docs/DSP/html/linearInterpExampleMethod1.gif create mode 100644 docs/DSP/html/linearInterpExampleMethod2.gif create mode 100644 docs/DSP/html/matrixExample.gif create mode 100644 docs/DSP/html/modules.html create mode 100644 docs/DSP/html/modules.js create mode 100644 docs/DSP/html/nav_f.png create mode 100644 docs/DSP/html/nav_g.png create mode 100644 docs/DSP/html/nav_h.png create mode 100644 docs/DSP/html/navtree.css create mode 100644 docs/DSP/html/navtree.js create mode 100644 docs/DSP/html/navtreeindex0.js create mode 100644 docs/DSP/html/navtreeindex1.js create mode 100644 docs/DSP/html/navtreeindex2.js create mode 100644 docs/DSP/html/navtreeindex3.js create mode 100644 docs/DSP/html/open.png create mode 100644 docs/DSP/html/pages.html create mode 100644 docs/DSP/html/park.gif create mode 100644 docs/DSP/html/parkFormula.gif create mode 100644 docs/DSP/html/parkInvFormula.gif create mode 100644 docs/DSP/html/printComponentTabs.js create mode 100644 docs/DSP/html/resize.js create mode 100644 docs/DSP/html/search/all_0.html create mode 100644 docs/DSP/html/search/all_0.js create mode 100644 docs/DSP/html/search/all_1.html create mode 100644 docs/DSP/html/search/all_1.js create mode 100644 docs/DSP/html/search/all_10.html create mode 100644 docs/DSP/html/search/all_10.js create mode 100644 docs/DSP/html/search/all_11.html create mode 100644 docs/DSP/html/search/all_11.js create mode 100644 docs/DSP/html/search/all_12.html create mode 100644 docs/DSP/html/search/all_12.js create mode 100644 docs/DSP/html/search/all_13.html create mode 100644 docs/DSP/html/search/all_13.js create mode 100644 docs/DSP/html/search/all_14.html create mode 100644 docs/DSP/html/search/all_14.js create mode 100644 docs/DSP/html/search/all_15.html create mode 100644 docs/DSP/html/search/all_15.js create mode 100644 docs/DSP/html/search/all_16.html create mode 100644 docs/DSP/html/search/all_16.js create mode 100644 docs/DSP/html/search/all_17.html create mode 100644 docs/DSP/html/search/all_17.js create mode 100644 docs/DSP/html/search/all_2.html create mode 100644 docs/DSP/html/search/all_2.js create mode 100644 docs/DSP/html/search/all_3.html create mode 100644 docs/DSP/html/search/all_3.js create mode 100644 docs/DSP/html/search/all_4.html create mode 100644 docs/DSP/html/search/all_4.js create mode 100644 docs/DSP/html/search/all_5.html create mode 100644 docs/DSP/html/search/all_5.js create mode 100644 docs/DSP/html/search/all_6.html create mode 100644 docs/DSP/html/search/all_6.js create mode 100644 docs/DSP/html/search/all_7.html create mode 100644 docs/DSP/html/search/all_7.js create mode 100644 docs/DSP/html/search/all_8.html create mode 100644 docs/DSP/html/search/all_8.js create mode 100644 docs/DSP/html/search/all_9.html create mode 100644 docs/DSP/html/search/all_9.js create mode 100644 docs/DSP/html/search/all_a.html create mode 100644 docs/DSP/html/search/all_a.js create mode 100644 docs/DSP/html/search/all_b.html create mode 100644 docs/DSP/html/search/all_b.js create mode 100644 docs/DSP/html/search/all_c.html create mode 100644 docs/DSP/html/search/all_c.js create mode 100644 docs/DSP/html/search/all_d.html create mode 100644 docs/DSP/html/search/all_d.js create mode 100644 docs/DSP/html/search/all_e.html create mode 100644 docs/DSP/html/search/all_e.js create mode 100644 docs/DSP/html/search/all_f.html create mode 100644 docs/DSP/html/search/all_f.js create mode 100644 docs/DSP/html/search/classes_0.html create mode 100644 docs/DSP/html/search/classes_0.js create mode 100644 docs/DSP/html/search/close.png create mode 100644 docs/DSP/html/search/defines_0.html create mode 100644 docs/DSP/html/search/defines_0.js create mode 100644 docs/DSP/html/search/defines_1.html create mode 100644 docs/DSP/html/search/defines_1.js create mode 100644 docs/DSP/html/search/defines_2.html create mode 100644 docs/DSP/html/search/defines_2.js create mode 100644 docs/DSP/html/search/defines_3.html create mode 100644 docs/DSP/html/search/defines_3.js create mode 100644 docs/DSP/html/search/defines_4.html create mode 100644 docs/DSP/html/search/defines_4.js create mode 100644 docs/DSP/html/search/defines_5.html create mode 100644 docs/DSP/html/search/defines_5.js create mode 100644 docs/DSP/html/search/defines_6.html create mode 100644 docs/DSP/html/search/defines_6.js create mode 100644 docs/DSP/html/search/defines_7.html create mode 100644 docs/DSP/html/search/defines_7.js create mode 100644 docs/DSP/html/search/defines_8.html create mode 100644 docs/DSP/html/search/defines_8.js create mode 100644 docs/DSP/html/search/defines_9.html create mode 100644 docs/DSP/html/search/defines_9.js create mode 100644 docs/DSP/html/search/defines_a.html create mode 100644 docs/DSP/html/search/defines_a.js create mode 100644 docs/DSP/html/search/defines_b.html create mode 100644 docs/DSP/html/search/defines_b.js create mode 100644 docs/DSP/html/search/defines_c.html create mode 100644 docs/DSP/html/search/defines_c.js create mode 100644 docs/DSP/html/search/defines_d.html create mode 100644 docs/DSP/html/search/defines_d.js create mode 100644 docs/DSP/html/search/enums_0.html create mode 100644 docs/DSP/html/search/enums_0.js create mode 100644 docs/DSP/html/search/enumvalues_0.html create mode 100644 docs/DSP/html/search/enumvalues_0.js create mode 100644 docs/DSP/html/search/files_0.html create mode 100644 docs/DSP/html/search/files_0.js create mode 100644 docs/DSP/html/search/files_1.html create mode 100644 docs/DSP/html/search/files_1.js create mode 100644 docs/DSP/html/search/functions_0.html create mode 100644 docs/DSP/html/search/functions_0.js create mode 100644 docs/DSP/html/search/functions_1.html create mode 100644 docs/DSP/html/search/functions_1.js create mode 100644 docs/DSP/html/search/functions_2.html create mode 100644 docs/DSP/html/search/functions_2.js create mode 100644 docs/DSP/html/search/functions_3.html create mode 100644 docs/DSP/html/search/functions_3.js create mode 100644 docs/DSP/html/search/functions_4.html create mode 100644 docs/DSP/html/search/functions_4.js create mode 100644 docs/DSP/html/search/functions_5.html create mode 100644 docs/DSP/html/search/functions_5.js create mode 100644 docs/DSP/html/search/functions_6.html create mode 100644 docs/DSP/html/search/functions_6.js create mode 100644 docs/DSP/html/search/groups_0.html create mode 100644 docs/DSP/html/search/groups_0.js create mode 100644 docs/DSP/html/search/groups_1.html create mode 100644 docs/DSP/html/search/groups_1.js create mode 100644 docs/DSP/html/search/groups_2.html create mode 100644 docs/DSP/html/search/groups_2.js create mode 100644 docs/DSP/html/search/groups_3.html create mode 100644 docs/DSP/html/search/groups_3.js create mode 100644 docs/DSP/html/search/groups_4.html create mode 100644 docs/DSP/html/search/groups_4.js create mode 100644 docs/DSP/html/search/groups_5.html create mode 100644 docs/DSP/html/search/groups_5.js create mode 100644 docs/DSP/html/search/groups_6.html create mode 100644 docs/DSP/html/search/groups_6.js create mode 100644 docs/DSP/html/search/groups_7.html create mode 100644 docs/DSP/html/search/groups_7.js create mode 100644 docs/DSP/html/search/groups_8.html create mode 100644 docs/DSP/html/search/groups_8.js create mode 100644 docs/DSP/html/search/groups_9.html create mode 100644 docs/DSP/html/search/groups_9.js create mode 100644 docs/DSP/html/search/groups_a.html create mode 100644 docs/DSP/html/search/groups_a.js create mode 100644 docs/DSP/html/search/groups_b.html create mode 100644 docs/DSP/html/search/groups_b.js create mode 100644 docs/DSP/html/search/groups_c.html create mode 100644 docs/DSP/html/search/groups_c.js create mode 100644 docs/DSP/html/search/groups_d.html create mode 100644 docs/DSP/html/search/groups_d.js create mode 100644 docs/DSP/html/search/groups_e.html create mode 100644 docs/DSP/html/search/groups_e.js create mode 100644 docs/DSP/html/search/groups_f.html create mode 100644 docs/DSP/html/search/groups_f.js create mode 100644 docs/DSP/html/search/mag_sel.png create mode 100644 docs/DSP/html/search/nomatches.html create mode 100644 docs/DSP/html/search/pages_0.html create mode 100644 docs/DSP/html/search/pages_0.js create mode 100644 docs/DSP/html/search/pages_1.html create mode 100644 docs/DSP/html/search/pages_1.js create mode 100644 docs/DSP/html/search/pages_2.html create mode 100644 docs/DSP/html/search/pages_2.js create mode 100644 docs/DSP/html/search/search.css create mode 100644 docs/DSP/html/search/search.js create mode 100644 docs/DSP/html/search/search_l.png create mode 100644 docs/DSP/html/search/search_m.png create mode 100644 docs/DSP/html/search/search_r.png create mode 100644 docs/DSP/html/search/typedefs_0.html create mode 100644 docs/DSP/html/search/typedefs_0.js create mode 100644 docs/DSP/html/search/typedefs_1.html create mode 100644 docs/DSP/html/search/typedefs_1.js create mode 100644 docs/DSP/html/search/variables_0.html create mode 100644 docs/DSP/html/search/variables_0.js create mode 100644 docs/DSP/html/search/variables_1.html create mode 100644 docs/DSP/html/search/variables_1.js create mode 100644 docs/DSP/html/search/variables_10.html create mode 100644 docs/DSP/html/search/variables_10.js create mode 100644 docs/DSP/html/search/variables_11.html create mode 100644 docs/DSP/html/search/variables_11.js create mode 100644 docs/DSP/html/search/variables_12.html create mode 100644 docs/DSP/html/search/variables_12.js create mode 100644 docs/DSP/html/search/variables_13.html create mode 100644 docs/DSP/html/search/variables_13.js create mode 100644 docs/DSP/html/search/variables_2.html create mode 100644 docs/DSP/html/search/variables_2.js create mode 100644 docs/DSP/html/search/variables_3.html create mode 100644 docs/DSP/html/search/variables_3.js create mode 100644 docs/DSP/html/search/variables_4.html create mode 100644 docs/DSP/html/search/variables_4.js create mode 100644 docs/DSP/html/search/variables_5.html create mode 100644 docs/DSP/html/search/variables_5.js create mode 100644 docs/DSP/html/search/variables_6.html create mode 100644 docs/DSP/html/search/variables_6.js create mode 100644 docs/DSP/html/search/variables_7.html create mode 100644 docs/DSP/html/search/variables_7.js create mode 100644 docs/DSP/html/search/variables_8.html create mode 100644 docs/DSP/html/search/variables_8.js create mode 100644 docs/DSP/html/search/variables_9.html create mode 100644 docs/DSP/html/search/variables_9.js create mode 100644 docs/DSP/html/search/variables_a.html create mode 100644 docs/DSP/html/search/variables_a.js create mode 100644 docs/DSP/html/search/variables_b.html create mode 100644 docs/DSP/html/search/variables_b.js create mode 100644 docs/DSP/html/search/variables_c.html create mode 100644 docs/DSP/html/search/variables_c.js create mode 100644 docs/DSP/html/search/variables_d.html create mode 100644 docs/DSP/html/search/variables_d.js create mode 100644 docs/DSP/html/search/variables_e.html create mode 100644 docs/DSP/html/search/variables_e.js create mode 100644 docs/DSP/html/search/variables_f.html create mode 100644 docs/DSP/html/search/variables_f.js create mode 100644 docs/DSP/html/sinCos.gif create mode 100644 docs/DSP/html/structarm__bilinear__interp__instance__f32.html create mode 100644 docs/DSP/html/structarm__bilinear__interp__instance__f32.js create mode 100644 docs/DSP/html/structarm__bilinear__interp__instance__q15.html create mode 100644 docs/DSP/html/structarm__bilinear__interp__instance__q15.js create mode 100644 docs/DSP/html/structarm__bilinear__interp__instance__q31.html create mode 100644 docs/DSP/html/structarm__bilinear__interp__instance__q31.js create mode 100644 docs/DSP/html/structarm__bilinear__interp__instance__q7.html create mode 100644 docs/DSP/html/structarm__bilinear__interp__instance__q7.js create mode 100644 docs/DSP/html/structarm__biquad__cas__df1__32x64__ins__q31.html create mode 100644 docs/DSP/html/structarm__biquad__cas__df1__32x64__ins__q31.js create mode 100644 docs/DSP/html/structarm__biquad__cascade__df2T__instance__f32.html create mode 100644 docs/DSP/html/structarm__biquad__cascade__df2T__instance__f32.js create mode 100644 docs/DSP/html/structarm__biquad__cascade__df2T__instance__f64.html create mode 100644 docs/DSP/html/structarm__biquad__cascade__df2T__instance__f64.js create mode 100644 docs/DSP/html/structarm__biquad__cascade__stereo__df2T__instance__f32.html create mode 100644 docs/DSP/html/structarm__biquad__cascade__stereo__df2T__instance__f32.js create mode 100644 docs/DSP/html/structarm__biquad__casd__df1__inst__f32.html create mode 100644 docs/DSP/html/structarm__biquad__casd__df1__inst__f32.js create mode 100644 docs/DSP/html/structarm__biquad__casd__df1__inst__q15.html create mode 100644 docs/DSP/html/structarm__biquad__casd__df1__inst__q15.js create mode 100644 docs/DSP/html/structarm__biquad__casd__df1__inst__q31.html create mode 100644 docs/DSP/html/structarm__biquad__casd__df1__inst__q31.js create mode 100644 docs/DSP/html/structarm__cfft__instance__f32.html create mode 100644 docs/DSP/html/structarm__cfft__instance__f32.js create mode 100644 docs/DSP/html/structarm__cfft__instance__q15.html create mode 100644 docs/DSP/html/structarm__cfft__instance__q15.js create mode 100644 docs/DSP/html/structarm__cfft__instance__q31.html create mode 100644 docs/DSP/html/structarm__cfft__instance__q31.js create mode 100644 docs/DSP/html/structarm__cfft__radix2__instance__f32.html create mode 100644 docs/DSP/html/structarm__cfft__radix2__instance__f32.js create mode 100644 docs/DSP/html/structarm__cfft__radix2__instance__q15.html create mode 100644 docs/DSP/html/structarm__cfft__radix2__instance__q15.js create mode 100644 docs/DSP/html/structarm__cfft__radix2__instance__q31.html create mode 100644 docs/DSP/html/structarm__cfft__radix2__instance__q31.js create mode 100644 docs/DSP/html/structarm__cfft__radix4__instance__f32.html create mode 100644 docs/DSP/html/structarm__cfft__radix4__instance__f32.js create mode 100644 docs/DSP/html/structarm__cfft__radix4__instance__q15.html create mode 100644 docs/DSP/html/structarm__cfft__radix4__instance__q15.js create mode 100644 docs/DSP/html/structarm__cfft__radix4__instance__q31.html create mode 100644 docs/DSP/html/structarm__cfft__radix4__instance__q31.js create mode 100644 docs/DSP/html/structarm__dct4__instance__f32.html create mode 100644 docs/DSP/html/structarm__dct4__instance__f32.js create mode 100644 docs/DSP/html/structarm__dct4__instance__q15.html create mode 100644 docs/DSP/html/structarm__dct4__instance__q15.js create mode 100644 docs/DSP/html/structarm__dct4__instance__q31.html create mode 100644 docs/DSP/html/structarm__dct4__instance__q31.js create mode 100644 docs/DSP/html/structarm__fir__decimate__instance__f32.html create mode 100644 docs/DSP/html/structarm__fir__decimate__instance__f32.js create mode 100644 docs/DSP/html/structarm__fir__decimate__instance__q15.html create mode 100644 docs/DSP/html/structarm__fir__decimate__instance__q15.js create mode 100644 docs/DSP/html/structarm__fir__decimate__instance__q31.html create mode 100644 docs/DSP/html/structarm__fir__decimate__instance__q31.js create mode 100644 docs/DSP/html/structarm__fir__instance__f32.html create mode 100644 docs/DSP/html/structarm__fir__instance__f32.js create mode 100644 docs/DSP/html/structarm__fir__instance__q15.html create mode 100644 docs/DSP/html/structarm__fir__instance__q15.js create mode 100644 docs/DSP/html/structarm__fir__instance__q31.html create mode 100644 docs/DSP/html/structarm__fir__instance__q31.js create mode 100644 docs/DSP/html/structarm__fir__instance__q7.html create mode 100644 docs/DSP/html/structarm__fir__instance__q7.js create mode 100644 docs/DSP/html/structarm__fir__interpolate__instance__f32.html create mode 100644 docs/DSP/html/structarm__fir__interpolate__instance__f32.js create mode 100644 docs/DSP/html/structarm__fir__interpolate__instance__q15.html create mode 100644 docs/DSP/html/structarm__fir__interpolate__instance__q15.js create mode 100644 docs/DSP/html/structarm__fir__interpolate__instance__q31.html create mode 100644 docs/DSP/html/structarm__fir__interpolate__instance__q31.js create mode 100644 docs/DSP/html/structarm__fir__lattice__instance__f32.html create mode 100644 docs/DSP/html/structarm__fir__lattice__instance__f32.js create mode 100644 docs/DSP/html/structarm__fir__lattice__instance__q15.html create mode 100644 docs/DSP/html/structarm__fir__lattice__instance__q15.js create mode 100644 docs/DSP/html/structarm__fir__lattice__instance__q31.html create mode 100644 docs/DSP/html/structarm__fir__lattice__instance__q31.js create mode 100644 docs/DSP/html/structarm__fir__sparse__instance__f32.html create mode 100644 docs/DSP/html/structarm__fir__sparse__instance__f32.js create mode 100644 docs/DSP/html/structarm__fir__sparse__instance__q15.html create mode 100644 docs/DSP/html/structarm__fir__sparse__instance__q15.js create mode 100644 docs/DSP/html/structarm__fir__sparse__instance__q31.html create mode 100644 docs/DSP/html/structarm__fir__sparse__instance__q31.js create mode 100644 docs/DSP/html/structarm__fir__sparse__instance__q7.html create mode 100644 docs/DSP/html/structarm__fir__sparse__instance__q7.js create mode 100644 docs/DSP/html/structarm__iir__lattice__instance__f32.html create mode 100644 docs/DSP/html/structarm__iir__lattice__instance__f32.js create mode 100644 docs/DSP/html/structarm__iir__lattice__instance__q15.html create mode 100644 docs/DSP/html/structarm__iir__lattice__instance__q15.js create mode 100644 docs/DSP/html/structarm__iir__lattice__instance__q31.html create mode 100644 docs/DSP/html/structarm__iir__lattice__instance__q31.js create mode 100644 docs/DSP/html/structarm__linear__interp__instance__f32.html create mode 100644 docs/DSP/html/structarm__linear__interp__instance__f32.js create mode 100644 docs/DSP/html/structarm__lms__instance__f32.html create mode 100644 docs/DSP/html/structarm__lms__instance__f32.js create mode 100644 docs/DSP/html/structarm__lms__instance__q15.html create mode 100644 docs/DSP/html/structarm__lms__instance__q15.js create mode 100644 docs/DSP/html/structarm__lms__instance__q31.html create mode 100644 docs/DSP/html/structarm__lms__instance__q31.js create mode 100644 docs/DSP/html/structarm__lms__norm__instance__f32.html create mode 100644 docs/DSP/html/structarm__lms__norm__instance__f32.js create mode 100644 docs/DSP/html/structarm__lms__norm__instance__q15.html create mode 100644 docs/DSP/html/structarm__lms__norm__instance__q15.js create mode 100644 docs/DSP/html/structarm__lms__norm__instance__q31.html create mode 100644 docs/DSP/html/structarm__lms__norm__instance__q31.js create mode 100644 docs/DSP/html/structarm__matrix__instance__f32.html create mode 100644 docs/DSP/html/structarm__matrix__instance__f32.js create mode 100644 docs/DSP/html/structarm__matrix__instance__f64.html create mode 100644 docs/DSP/html/structarm__matrix__instance__f64.js create mode 100644 docs/DSP/html/structarm__matrix__instance__q15.html create mode 100644 docs/DSP/html/structarm__matrix__instance__q15.js create mode 100644 docs/DSP/html/structarm__matrix__instance__q31.html create mode 100644 docs/DSP/html/structarm__matrix__instance__q31.js create mode 100644 docs/DSP/html/structarm__pid__instance__f32.html create mode 100644 docs/DSP/html/structarm__pid__instance__f32.js create mode 100644 docs/DSP/html/structarm__pid__instance__q15.html create mode 100644 docs/DSP/html/structarm__pid__instance__q15.js create mode 100644 docs/DSP/html/structarm__pid__instance__q31.html create mode 100644 docs/DSP/html/structarm__pid__instance__q31.js create mode 100644 docs/DSP/html/structarm__rfft__fast__instance__f32.html create mode 100644 docs/DSP/html/structarm__rfft__fast__instance__f32.js create mode 100644 docs/DSP/html/structarm__rfft__instance__f32.html create mode 100644 docs/DSP/html/structarm__rfft__instance__f32.js create mode 100644 docs/DSP/html/structarm__rfft__instance__q15.html create mode 100644 docs/DSP/html/structarm__rfft__instance__q15.js create mode 100644 docs/DSP/html/structarm__rfft__instance__q31.html create mode 100644 docs/DSP/html/structarm__rfft__instance__q31.js create mode 100644 docs/DSP/html/sync_off.png create mode 100644 docs/DSP/html/sync_on.png create mode 100644 docs/DSP/html/tab_a.png create mode 100644 docs/DSP/html/tab_b.png create mode 100644 docs/DSP/html/tab_h.png create mode 100644 docs/DSP/html/tab_s.png create mode 100644 docs/DSP/html/tab_topnav.png create mode 100644 docs/DSP/html/tabs.css (limited to 'docs/DSP/html') diff --git a/docs/DSP/html/Biquad.gif b/docs/DSP/html/Biquad.gif new file mode 100644 index 0000000..d6c5170 Binary files /dev/null and b/docs/DSP/html/Biquad.gif differ diff --git a/docs/DSP/html/BiquadCascade.gif b/docs/DSP/html/BiquadCascade.gif new file mode 100644 index 0000000..6a22979 Binary files /dev/null and b/docs/DSP/html/BiquadCascade.gif differ diff --git a/docs/DSP/html/BiquadDF2Transposed.gif b/docs/DSP/html/BiquadDF2Transposed.gif new file mode 100644 index 0000000..266781b Binary files /dev/null and b/docs/DSP/html/BiquadDF2Transposed.gif differ diff --git a/docs/DSP/html/BiquadPostshift.gif b/docs/DSP/html/BiquadPostshift.gif new file mode 100644 index 0000000..f177f0c Binary files /dev/null and b/docs/DSP/html/BiquadPostshift.gif differ diff --git a/docs/DSP/html/CFFTQ15.gif b/docs/DSP/html/CFFTQ15.gif new file mode 100644 index 0000000..904a6d9 Binary files /dev/null and b/docs/DSP/html/CFFTQ15.gif differ diff --git a/docs/DSP/html/CFFTQ31.gif b/docs/DSP/html/CFFTQ31.gif new file mode 100644 index 0000000..12b7426 Binary files /dev/null and b/docs/DSP/html/CFFTQ31.gif differ diff --git a/docs/DSP/html/CIFFTQ15.gif b/docs/DSP/html/CIFFTQ15.gif new file mode 100644 index 0000000..57c16f6 Binary files /dev/null and b/docs/DSP/html/CIFFTQ15.gif differ diff --git a/docs/DSP/html/CIFFTQ31.gif b/docs/DSP/html/CIFFTQ31.gif new file mode 100644 index 0000000..59852e2 Binary files /dev/null and b/docs/DSP/html/CIFFTQ31.gif differ diff --git a/docs/DSP/html/CMSIS_Logo_Final.png b/docs/DSP/html/CMSIS_Logo_Final.png new file mode 100644 index 0000000..2056b7e Binary files /dev/null and b/docs/DSP/html/CMSIS_Logo_Final.png differ diff --git a/docs/DSP/html/ChangeLog_pg.html b/docs/DSP/html/ChangeLog_pg.html new file mode 100644 index 0000000..ed53d4f --- /dev/null +++ b/docs/DSP/html/ChangeLog_pg.html @@ -0,0 +1,432 @@ + + + + + +Revision History of CMSIS-DSP +CMSIS-DSP: Revision History of CMSIS-DSP + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
Revision History of CMSIS-DSP
+
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Version Description
V1.5.2 Modified arm_math.h
    +
  • fixed GNU Compiler specific diagnostics.
    • +
  • moved __SSAT and __USAT to CMSIS-Core
    • +
+
V1.5.1

Changed copyright note.

+

Added ARMv8M DSP libraries.

+
V1.5.0

Modified arm_math.h

+
    +
  • removed macro TABLE_SIZE.
    • +
  • changed preprocessor conditions to select functions instead of SIMD instruction for Cortex-M3.
    • +
+

Modified arm_const_structs.c

+
    +
  • Added structure instances for the RFFT functions (equivalent to CFFT structures).
    • +
+
V1.4.10 (no source code change [still labeled 1.4.5])

Modified arm_sin_cos_f32.c

+ +

Modified arm_var_f32.c

+ +
V1.4.9 (no source code change [still labeled 1.4.5]) 2016/09/26

Modified arm_mat_mult_fast_q15.c, arm_mat_mult_fast_q31.c

+ +

Modified arm_conv_partial_q15.c

+ +

Modified arm_conv_q15.c

+ +

Modified arm_correlate_q15.c

+ +
V1.4.8 (no source code change [still labeled 1.4.5]) 2015/12/18

Modified arm_math.h, arm_bitreversal2.S

+
    +
  • corrected arm_sin_f32() for very small negative input values.
    • +
+

Modified arm_sin_f32.c

+
    +
  • Updated Texas Instruments Arm Compiler support.
    • +
+

Updated documentation

+ +
V1.4.7 (no source code change [still labeled 1.4.5]) 2015/10/20

Modified arm_math.h

+
    +
  • Added explicit type casts to remove compiler warnings.
    • +
  • Supressed irrelevant warnings for toolchain GCC.
    • +
+

Updated documentation

+
    +
  • functions arm_cos_f32, arm_sin_f32 use table lookup combined with linear interpolation (since V1.4.2). This is now documented.
    • +
+
V1.4.6 (no source code change [still labeled 1.4.5]) 2015/08/26 Modified arm_math.h +
V1.4.5 2015/03/19

Added support for the Cortex-M7 processor

+

Fixed bug in arm_mat_inverse_f32.c and arm_mat_inverse_f64.c. They weren't properly handling diagonal matrices.

+

arm_cfft_f32.c - help documentation updated

+

Updated documentation to show deprecated functions

+
V1.4.4 2014/07/31

Added the following new files:

+ +

Optimizations to the following files:

+ +
V1.4.3 2014/03/12

Undid changes to arm_biquad_cascade_df1_q31.c

+

Added support for COSMIC

+

Changed 'short' to 'q15_t' where appropriate

+

Fixed arm_conv_partial_fast_q15.c for UNALIGNED_SUPPORT_DISABLE

+

Fixed arm_mat_cmplx_mult_q15.c for UNALIGNED_SUPPORT_DISABLE

+

Fixed arm_conv_partial_opt_q7.c for UNALIGNED_SUPPORT_DISABLE

+

Restored the internal fftlen of 16 to arm_rfft_fast_init_f32.c

+

Updated core_xxx.h files to newer versions from ARM

+
V1.4.2 2013/10/16

Moved const structures from arm_const_structs.h to arm_const_structs.c

+

Rfft_fast_f32 no longer allows fft length of 16 as it wouldn't have worked anyways

+

Partial convolution was producing the wrong results in some cases

+

arm_lms_q31 and q15 now saturate the results in the M0 code to match the M3 & M4 code

+

Rfft_q15 and q31 had potential overflow issues resolved

+

arm_biquad_cascade_df1_q31.c had a typo which resulted in incorrect outputs

+

fast math sine and cosine now use linear interpolation

+

controller sin/cos now uses a more accurate interpolation algorithm

+

arm_mat_inverse was reading outside its input array

+

arm_cmplx_dot_prod was incorrect

+

switched some incorrect usages of __ssat to clip_q63_to_q31

+

changed var & std q31 to downshift input data by 8

+

var q31 & q15 no longer output larger data types

+

arm_mat_cmplx_mult_q15.c was done incorrectly for big vs little endian

+

arm_mat_mult_q31.c was inconsistent with the other multiplies, so added saturation

+

arm_conv_partial_q15 had an incorrect comparison between signed & unsigned values

+
V1.4.1 2013/02/20

Updated licenses in headers to 2013

+

Fixed ALIGN4 macro in arm_math.h

+

Added files to Cortex-M0 projects so that all projects have same file list

+

Fixed bugs in

+ +
V1.4.0 2013/01/09

Updated with more optimizations, bug fixes and new license information in headers

+

Optimized functions:

+
    +
  • arm_biquad_cascade_df2T_f32
    • +
  • arm_biquad_cascade_df1_q31
    • +
  • arm_fir_f32
    • +
  • arm_fir_fast_q31
    • +
  • arm_cfft_f32
    • +
  • arm_cfft_radix2_q31
    • +
  • arm_rfft_fast_f32 (new function)
    • +
+

Fixed compiler warnings in arm_math.h for comparing signed and unsigned ints

+

Fixed a saturation bug in arm_rms_q15

+

Simplified the code in arm_sin_cos_q31

+

Added a preprocessor directive to treat the Cortex M0+ just like the Cortex M0

+

The following functions were deprecated and will be removed in a future version

+
    +
  • arm_cfft_radix2_f32
    • +
  • arm_cfft_radix2_init_f32
    • +
  • arm_cfft_radix4_f32
    • +
  • arm_cfft_radix4_init_f32
    • +
+
V1.3.0

Added CMSIS DSP Software Library

+

The CMSIS DSP Software Library is a suite of common signal processing functions targeted to Cortex-M processor based microcontrollers. Even though the code has been specifically optimized towards using the extended DSP instruction set of the Cortex-M4 processor, the library can be compiled for any Cortex-M processor.

+

For more information please see CMSIS DSP Library documentation. Added Cortex-M4 Core Support

+

Additional folder CM4, containing the Cortex-M4 core support files, has been added. CM0 CM3 CM4 CoreSupport DeviceSupport

+

New naming for Core Support Files

+

The new Core Support Files are:

+
    +
  • core_cm#.h (# = 0, 3, 4)
    • +
  • core_cmFunc.h (Cortex-M Core Register access functions)
    • +
  • core_cmInstr.h (Cortex-M Core instructions)
    • +
  • core_cm4_simd.h (Cortex-M4 SIMD instructions)
    • +
+
V1.2.0

Removed CMSIS Middelware packages

+

CMSIS Middleware is on hold from ARM side until a agreement between all CMSIS partners is found. SystemFrequency renamed to SystemCoreClock

+

The variable name SystemCoreClock is more precise than SystemFrequency because the variable holds the clock value at which the core is running. Changed startup concept

+

The old startup concept (calling SystemInit_ExtMemCtl from startup file and calling SystemInit from main) has the weakness that it does not work for controllers which need a already configuerd clock system to configure the external memory controller.

+

Changed startup concept

+
    +
  • SystemInit() is called from startup file before premain.
    • +
  • SystemInit() configures the clock system and also configures an existing external memory controller.
    • +
  • SystemInit() must not use global variables.
    • +
  • SystemCoreClock is initialized with a correct predefined value.
    • +
  • Additional function void SystemCoreClockUpdate (void) is provided.
    • +
  • SystemCoreClockUpdate() updates the variable SystemCoreClock and must be called whenever the core clock is changed.
    • +
  • SystemCoreClockUpdate() evaluates the clock register settings and calculates the current core clock.
    • +
+

Advanced Debug Functions

+

ITM communication channel is only capable for OUT direction. To allow also communication for IN direction a simple concept is provided.

+
    +
  • Global variable volatile int ITM_RxBuffer used for IN data.
    • +
  • Function int ITM_CheckChar (void) checks if a new character is available.
    • +
  • Function int ITM_ReceiveChar (void) retrieves the new character.
    • +
+

For detailed explanation see file CMSIS debug support.htm.

+

Core Register Bit Definitions

+

Files core_cm3.h and core_cm0.h contain now bit definitions for Core Registers. The name for the defines correspond with the Cortex-M Technical Reference Manual.

+

e.g. SysTick structure with bit definitions

+
+
typedef struct
+
{
+
__IO uint32_t CTRL;
+
__IO uint32_t LOAD;
+
__IO uint32_t VAL;
+
__I uint32_t CALIB;
+
} SysTick_Type;
+
+
/* SysTick Control / Status Register Definitions */
+
#define SysTick_CTRL_COUNTFLAG_Pos 16
+
#define SysTick_CTRL_COUNTFLAG_Msk (1ul << SysTick_CTRL_COUNTFLAG_Pos)
+
#define SysTick_CTRL_CLKSOURCE_Pos 2
+
#define SysTick_CTRL_CLKSOURCE_Msk (1ul << SysTick_CTRL_CLKSOURCE_Pos)
+
#define SysTick_CTRL_TICKINT_Pos 1
+
#define SysTick_CTRL_TICKINT_Msk (1ul << SysTick_CTRL_TICKINT_Pos)
+
#define SysTick_CTRL_ENABLE_Pos 0
+
#define SysTick_CTRL_ENABLE_Msk (1ul << SysTick_CTRL_ENABLE_Pos)
+
/* SysTick Reload Register Definitions */
+
#define SysTick_LOAD_RELOAD_Pos 0
+
#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)
+
/* SysTick Current Register Definitions */
+
#define SysTick_VAL_CURRENT_Pos 0
+
#define SysTick_VAL_CURRENT_Msk (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)
+
/* SysTick Calibration Register Definitions */
+
#define SysTick_CALIB_NOREF_Pos 31
+
#define SysTick_CALIB_NOREF_Msk (1ul << SysTick_CALIB_NOREF_Pos)
+
#define SysTick_CALIB_SKEW_Pos 30
+
#define SysTick_CALIB_SKEW_Msk (1ul << SysTick_CALIB_SKEW_Pos)
+
#define SysTick_CALIB_TENMS_Pos 0
+
#define SysTick_CALIB_TENMS_Msk (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)
+
/* end of group CMSIS_CM3_SysTick */
+

DoxyGen Tags

+

DoxyGen tags in files core_cm3.[c,h] and core_cm0.[c,h] are reworked to create proper documentation using DoxyGen. Folder Structure

+

The folder structure is changed to differentiate the single support packages.

+
CM0
+CM3
+    CoreSupport
+    DeviceSupport
+        Vendor
+            Device
+                Startup
+                    Toolchain
+                    Toolchain
+                    ...
+            Device
+            ...
+        Vendor
+        ...
+    Example (optional)
+        Toolchain
+            Device
+            Device
+            ...
+        Toolchain
+        ...
+Documentation
+
V1.1.0 2012/02/15 Updated with more optimizations, bug fixes and minor API changes.
V1.0.11 2011/10/18 Bug Fix in conv, correlation, partial convolution.
V1.0.10 2011/7/15 Big Endian support added and Merged M0 and M3/M4 Source code.
V1.0.3 2010/11/29 Re-organized the CMSIS folders and updated documentation.
V1.0.2 2010/11/11 Documentation updated.
V1.0.1 2010/10/05 Production release and review comments incorporated.
V1.0.0 2010/09/20 Production release and review comments incorporated.
V0.0.9 2010/08/27 Added files: +
V0.0.7 2010/06/10 Misra-C changes done
V0.0.5 2010/04/26 incorporated review comments and updated with latest CMSIS layer
V0.0.3 2010/03/10 DP Initial version
+
+
+ + + + diff --git a/docs/DSP/html/Change_01Log_8txt.html b/docs/DSP/html/Change_01Log_8txt.html new file mode 100644 index 0000000..2992b6f --- /dev/null +++ b/docs/DSP/html/Change_01Log_8txt.html @@ -0,0 +1,129 @@ + + + + + +Change Log.txt File Reference +CMSIS-DSP: Change Log.txt File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
Change Log.txt File Reference
+
+
+
+
+ + + + diff --git a/docs/DSP/html/Convolution.gif b/docs/DSP/html/Convolution.gif new file mode 100644 index 0000000..31f27d1 Binary files /dev/null and b/docs/DSP/html/Convolution.gif differ diff --git a/docs/DSP/html/ConvolutionEquation.gif b/docs/DSP/html/ConvolutionEquation.gif new file mode 100644 index 0000000..d4334fa Binary files /dev/null and b/docs/DSP/html/ConvolutionEquation.gif differ diff --git a/docs/DSP/html/CorrelateEquation.gif b/docs/DSP/html/CorrelateEquation.gif new file mode 100644 index 0000000..1a62fb1 Binary files /dev/null and b/docs/DSP/html/CorrelateEquation.gif differ diff --git a/docs/DSP/html/DCT4.gif b/docs/DSP/html/DCT4.gif new file mode 100644 index 0000000..0960fad Binary files /dev/null and b/docs/DSP/html/DCT4.gif differ diff --git a/docs/DSP/html/DCT4Equation.gif b/docs/DSP/html/DCT4Equation.gif new file mode 100644 index 0000000..b6d16cf Binary files /dev/null and b/docs/DSP/html/DCT4Equation.gif differ diff --git a/docs/DSP/html/FFTBin.gif b/docs/DSP/html/FFTBin.gif new file mode 100644 index 0000000..ced92ca Binary files /dev/null and b/docs/DSP/html/FFTBin.gif differ diff --git a/docs/DSP/html/FFTBinInput.gif b/docs/DSP/html/FFTBinInput.gif new file mode 100644 index 0000000..d4f3b14 Binary files /dev/null and b/docs/DSP/html/FFTBinInput.gif differ diff --git a/docs/DSP/html/FFTBinOutput.gif b/docs/DSP/html/FFTBinOutput.gif new file mode 100644 index 0000000..f44dc69 Binary files /dev/null and b/docs/DSP/html/FFTBinOutput.gif differ diff --git a/docs/DSP/html/FIR.gif b/docs/DSP/html/FIR.gif new file mode 100644 index 0000000..2e0d1fc Binary files /dev/null and b/docs/DSP/html/FIR.gif differ diff --git a/docs/DSP/html/FIRDecimator.gif b/docs/DSP/html/FIRDecimator.gif new file mode 100644 index 0000000..0229d31 Binary files /dev/null and b/docs/DSP/html/FIRDecimator.gif differ diff --git a/docs/DSP/html/FIRInterpolator.gif b/docs/DSP/html/FIRInterpolator.gif new file mode 100644 index 0000000..ee83141 Binary files /dev/null and b/docs/DSP/html/FIRInterpolator.gif differ diff --git a/docs/DSP/html/FIRLPF_coeffs.gif b/docs/DSP/html/FIRLPF_coeffs.gif new file mode 100644 index 0000000..6bad1a6 Binary files /dev/null and b/docs/DSP/html/FIRLPF_coeffs.gif differ diff --git a/docs/DSP/html/FIRLPF_input.gif b/docs/DSP/html/FIRLPF_input.gif new file mode 100644 index 0000000..ec6c5a4 Binary files /dev/null and b/docs/DSP/html/FIRLPF_input.gif differ diff --git a/docs/DSP/html/FIRLPF_output.gif b/docs/DSP/html/FIRLPF_output.gif new file mode 100644 index 0000000..0cb2880 Binary files /dev/null and b/docs/DSP/html/FIRLPF_output.gif differ diff --git a/docs/DSP/html/FIRLPF_response.gif b/docs/DSP/html/FIRLPF_response.gif new file mode 100644 index 0000000..19d311f Binary files /dev/null and b/docs/DSP/html/FIRLPF_response.gif differ diff --git a/docs/DSP/html/FIRLPF_signalflow.gif b/docs/DSP/html/FIRLPF_signalflow.gif new file mode 100644 index 0000000..e1e6a08 Binary files /dev/null and b/docs/DSP/html/FIRLPF_signalflow.gif differ diff --git a/docs/DSP/html/FIRLattice.gif b/docs/DSP/html/FIRLattice.gif new file mode 100644 index 0000000..7558ffa Binary files /dev/null and b/docs/DSP/html/FIRLattice.gif differ diff --git a/docs/DSP/html/FIRSparse.gif b/docs/DSP/html/FIRSparse.gif new file mode 100644 index 0000000..bc05c4f Binary files /dev/null and b/docs/DSP/html/FIRSparse.gif differ diff --git a/docs/DSP/html/GEQ_allbandresponse.gif b/docs/DSP/html/GEQ_allbandresponse.gif new file mode 100644 index 0000000..33c32ae Binary files /dev/null and b/docs/DSP/html/GEQ_allbandresponse.gif differ diff --git a/docs/DSP/html/GEQ_bandresponse.gif b/docs/DSP/html/GEQ_bandresponse.gif new file mode 100644 index 0000000..d0c4743 Binary files /dev/null and b/docs/DSP/html/GEQ_bandresponse.gif differ diff --git a/docs/DSP/html/GEQ_inputchirp.gif b/docs/DSP/html/GEQ_inputchirp.gif new file mode 100644 index 0000000..7a3b46a Binary files /dev/null and b/docs/DSP/html/GEQ_inputchirp.gif differ diff --git a/docs/DSP/html/GEQ_outputchirp.gif b/docs/DSP/html/GEQ_outputchirp.gif new file mode 100644 index 0000000..e245cfa Binary files /dev/null and b/docs/DSP/html/GEQ_outputchirp.gif differ diff --git a/docs/DSP/html/GEQ_signalflow.gif b/docs/DSP/html/GEQ_signalflow.gif new file mode 100644 index 0000000..e670ed5 Binary files /dev/null and b/docs/DSP/html/GEQ_signalflow.gif differ diff --git a/docs/DSP/html/IDCT4Equation.gif b/docs/DSP/html/IDCT4Equation.gif new file mode 100644 index 0000000..ad66519 Binary files /dev/null and b/docs/DSP/html/IDCT4Equation.gif differ diff --git a/docs/DSP/html/IIRLattice.gif b/docs/DSP/html/IIRLattice.gif new file mode 100644 index 0000000..356152b Binary files /dev/null and b/docs/DSP/html/IIRLattice.gif differ diff --git a/docs/DSP/html/LMS.gif b/docs/DSP/html/LMS.gif new file mode 100644 index 0000000..15eddaf Binary files /dev/null and b/docs/DSP/html/LMS.gif differ diff --git a/docs/DSP/html/LinearInterp.gif b/docs/DSP/html/LinearInterp.gif new file mode 100644 index 0000000..34f9704 Binary files /dev/null and b/docs/DSP/html/LinearInterp.gif differ diff --git a/docs/DSP/html/MatrixAddition.gif b/docs/DSP/html/MatrixAddition.gif new file mode 100644 index 0000000..d754c82 Binary files /dev/null and b/docs/DSP/html/MatrixAddition.gif differ diff --git a/docs/DSP/html/MatrixInverse.gif b/docs/DSP/html/MatrixInverse.gif new file mode 100644 index 0000000..fb8e5bd Binary files /dev/null and b/docs/DSP/html/MatrixInverse.gif differ diff --git a/docs/DSP/html/MatrixMultiplication.gif b/docs/DSP/html/MatrixMultiplication.gif new file mode 100644 index 0000000..47095d0 Binary files /dev/null and b/docs/DSP/html/MatrixMultiplication.gif differ diff --git a/docs/DSP/html/MatrixScale.gif b/docs/DSP/html/MatrixScale.gif new file mode 100644 index 0000000..6478d68 Binary files /dev/null and b/docs/DSP/html/MatrixScale.gif differ diff --git a/docs/DSP/html/MatrixSubtraction.gif b/docs/DSP/html/MatrixSubtraction.gif new file mode 100644 index 0000000..933b9f4 Binary files /dev/null and b/docs/DSP/html/MatrixSubtraction.gif differ diff --git a/docs/DSP/html/MatrixTranspose.gif b/docs/DSP/html/MatrixTranspose.gif new file mode 100644 index 0000000..219220e Binary files /dev/null and b/docs/DSP/html/MatrixTranspose.gif differ diff --git a/docs/DSP/html/PID.gif b/docs/DSP/html/PID.gif new file mode 100644 index 0000000..04a5d1a Binary files /dev/null and b/docs/DSP/html/PID.gif differ diff --git a/docs/DSP/html/RFFT.gif b/docs/DSP/html/RFFT.gif new file mode 100644 index 0000000..c05ed8e Binary files /dev/null and b/docs/DSP/html/RFFT.gif differ diff --git a/docs/DSP/html/RFFTQ15.gif b/docs/DSP/html/RFFTQ15.gif new file mode 100644 index 0000000..3180b38 Binary files /dev/null and b/docs/DSP/html/RFFTQ15.gif differ diff --git a/docs/DSP/html/RFFTQ31.gif b/docs/DSP/html/RFFTQ31.gif new file mode 100644 index 0000000..827bcf6 Binary files /dev/null and b/docs/DSP/html/RFFTQ31.gif differ diff --git a/docs/DSP/html/RIFFT.gif b/docs/DSP/html/RIFFT.gif new file mode 100644 index 0000000..0d9322d Binary files /dev/null and b/docs/DSP/html/RIFFT.gif differ diff --git a/docs/DSP/html/RIFFTQ15.gif b/docs/DSP/html/RIFFTQ15.gif new file mode 100644 index 0000000..453b273 Binary files /dev/null and b/docs/DSP/html/RIFFTQ15.gif differ diff --git a/docs/DSP/html/RIFFTQ31.gif b/docs/DSP/html/RIFFTQ31.gif new file mode 100644 index 0000000..e6239aa Binary files /dev/null and b/docs/DSP/html/RIFFTQ31.gif differ diff --git a/docs/DSP/html/SignalFlow.gif b/docs/DSP/html/SignalFlow.gif new file mode 100644 index 0000000..854ab78 Binary files /dev/null and b/docs/DSP/html/SignalFlow.gif differ diff --git a/docs/DSP/html/Variance.gif b/docs/DSP/html/Variance.gif new file mode 100644 index 0000000..3d969e0 Binary files /dev/null and b/docs/DSP/html/Variance.gif differ diff --git a/docs/DSP/html/annotated.html b/docs/DSP/html/annotated.html new file mode 100644 index 0000000..09e8dac --- /dev/null +++ b/docs/DSP/html/annotated.html @@ -0,0 +1,199 @@ + + + + + +Data Structures +CMSIS-DSP: Data Structures + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
Data Structures
+
+
+
Here are the data structures with brief descriptions:
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
oCarm_bilinear_interp_instance_f32Instance structure for the floating-point bilinear interpolation function
oCarm_bilinear_interp_instance_q15Instance structure for the Q15 bilinear interpolation function
oCarm_bilinear_interp_instance_q31Instance structure for the Q31 bilinear interpolation function
oCarm_bilinear_interp_instance_q7Instance structure for the Q15 bilinear interpolation function
oCarm_biquad_cas_df1_32x64_ins_q31Instance structure for the high precision Q31 Biquad cascade filter
oCarm_biquad_cascade_df2T_instance_f32Instance structure for the floating-point transposed direct form II Biquad cascade filter
oCarm_biquad_cascade_df2T_instance_f64Instance structure for the floating-point transposed direct form II Biquad cascade filter
oCarm_biquad_cascade_stereo_df2T_instance_f32Instance structure for the floating-point transposed direct form II Biquad cascade filter
oCarm_biquad_casd_df1_inst_f32Instance structure for the floating-point Biquad cascade filter
oCarm_biquad_casd_df1_inst_q15Instance structure for the Q15 Biquad cascade filter
oCarm_biquad_casd_df1_inst_q31Instance structure for the Q31 Biquad cascade filter
oCarm_cfft_instance_f32Instance structure for the floating-point CFFT/CIFFT function
oCarm_cfft_instance_q15Instance structure for the fixed-point CFFT/CIFFT function
oCarm_cfft_instance_q31Instance structure for the fixed-point CFFT/CIFFT function
oCarm_cfft_radix2_instance_f32Instance structure for the floating-point CFFT/CIFFT function
oCarm_cfft_radix2_instance_q15Instance structure for the Q15 CFFT/CIFFT function
oCarm_cfft_radix2_instance_q31Instance structure for the Radix-2 Q31 CFFT/CIFFT function
oCarm_cfft_radix4_instance_f32Instance structure for the floating-point CFFT/CIFFT function
oCarm_cfft_radix4_instance_q15Instance structure for the Q15 CFFT/CIFFT function
oCarm_cfft_radix4_instance_q31Instance structure for the Q31 CFFT/CIFFT function
oCarm_dct4_instance_f32Instance structure for the floating-point DCT4/IDCT4 function
oCarm_dct4_instance_q15Instance structure for the Q15 DCT4/IDCT4 function
oCarm_dct4_instance_q31Instance structure for the Q31 DCT4/IDCT4 function
oCarm_fir_decimate_instance_f32Instance structure for the floating-point FIR decimator
oCarm_fir_decimate_instance_q15Instance structure for the Q15 FIR decimator
oCarm_fir_decimate_instance_q31Instance structure for the Q31 FIR decimator
oCarm_fir_instance_f32Instance structure for the floating-point FIR filter
oCarm_fir_instance_q15Instance structure for the Q15 FIR filter
oCarm_fir_instance_q31Instance structure for the Q31 FIR filter
oCarm_fir_instance_q7Instance structure for the Q7 FIR filter
oCarm_fir_interpolate_instance_f32Instance structure for the floating-point FIR interpolator
oCarm_fir_interpolate_instance_q15Instance structure for the Q15 FIR interpolator
oCarm_fir_interpolate_instance_q31Instance structure for the Q31 FIR interpolator
oCarm_fir_lattice_instance_f32Instance structure for the floating-point FIR lattice filter
oCarm_fir_lattice_instance_q15Instance structure for the Q15 FIR lattice filter
oCarm_fir_lattice_instance_q31Instance structure for the Q31 FIR lattice filter
oCarm_fir_sparse_instance_f32Instance structure for the floating-point sparse FIR filter
oCarm_fir_sparse_instance_q15Instance structure for the Q15 sparse FIR filter
oCarm_fir_sparse_instance_q31Instance structure for the Q31 sparse FIR filter
oCarm_fir_sparse_instance_q7Instance structure for the Q7 sparse FIR filter
oCarm_iir_lattice_instance_f32Instance structure for the floating-point IIR lattice filter
oCarm_iir_lattice_instance_q15Instance structure for the Q15 IIR lattice filter
oCarm_iir_lattice_instance_q31Instance structure for the Q31 IIR lattice filter
oCarm_linear_interp_instance_f32Instance structure for the floating-point Linear Interpolate function
oCarm_lms_instance_f32Instance structure for the floating-point LMS filter
oCarm_lms_instance_q15Instance structure for the Q15 LMS filter
oCarm_lms_instance_q31Instance structure for the Q31 LMS filter
oCarm_lms_norm_instance_f32Instance structure for the floating-point normalized LMS filter
oCarm_lms_norm_instance_q15Instance structure for the Q15 normalized LMS filter
oCarm_lms_norm_instance_q31Instance structure for the Q31 normalized LMS filter
oCarm_matrix_instance_f32Instance structure for the floating-point matrix structure
oCarm_matrix_instance_f64Instance structure for the floating-point matrix structure
oCarm_matrix_instance_q15Instance structure for the Q15 matrix structure
oCarm_matrix_instance_q31Instance structure for the Q31 matrix structure
oCarm_pid_instance_f32Instance structure for the floating-point PID Control
oCarm_pid_instance_q15Instance structure for the Q15 PID Control
oCarm_pid_instance_q31Instance structure for the Q31 PID Control
oCarm_rfft_fast_instance_f32Instance structure for the floating-point RFFT/RIFFT function
oCarm_rfft_instance_f32Instance structure for the floating-point RFFT/RIFFT function
oCarm_rfft_instance_q15Instance structure for the Q15 RFFT/RIFFT function
\Carm_rfft_instance_q31Instance structure for the Q31 RFFT/RIFFT function
+
+
+
+ + + + diff --git a/docs/DSP/html/annotated.js b/docs/DSP/html/annotated.js new file mode 100644 index 0000000..c0c7682 --- /dev/null +++ b/docs/DSP/html/annotated.js @@ -0,0 +1,64 @@ +var annotated = +[ + [ "arm_bilinear_interp_instance_f32", "structarm__bilinear__interp__instance__f32.html", "structarm__bilinear__interp__instance__f32" ], + [ "arm_bilinear_interp_instance_q15", "structarm__bilinear__interp__instance__q15.html", "structarm__bilinear__interp__instance__q15" ], + [ "arm_bilinear_interp_instance_q31", "structarm__bilinear__interp__instance__q31.html", "structarm__bilinear__interp__instance__q31" ], + [ "arm_bilinear_interp_instance_q7", "structarm__bilinear__interp__instance__q7.html", "structarm__bilinear__interp__instance__q7" ], + [ "arm_biquad_cas_df1_32x64_ins_q31", "structarm__biquad__cas__df1__32x64__ins__q31.html", "structarm__biquad__cas__df1__32x64__ins__q31" ], + [ "arm_biquad_cascade_df2T_instance_f32", "structarm__biquad__cascade__df2T__instance__f32.html", "structarm__biquad__cascade__df2T__instance__f32" ], + [ "arm_biquad_cascade_df2T_instance_f64", "structarm__biquad__cascade__df2T__instance__f64.html", "structarm__biquad__cascade__df2T__instance__f64" ], + [ "arm_biquad_cascade_stereo_df2T_instance_f32", "structarm__biquad__cascade__stereo__df2T__instance__f32.html", "structarm__biquad__cascade__stereo__df2T__instance__f32" ], + [ "arm_biquad_casd_df1_inst_f32", "structarm__biquad__casd__df1__inst__f32.html", "structarm__biquad__casd__df1__inst__f32" ], + [ "arm_biquad_casd_df1_inst_q15", "structarm__biquad__casd__df1__inst__q15.html", "structarm__biquad__casd__df1__inst__q15" ], + [ "arm_biquad_casd_df1_inst_q31", "structarm__biquad__casd__df1__inst__q31.html", "structarm__biquad__casd__df1__inst__q31" ], + [ "arm_cfft_instance_f32", "structarm__cfft__instance__f32.html", "structarm__cfft__instance__f32" ], + [ "arm_cfft_instance_q15", "structarm__cfft__instance__q15.html", "structarm__cfft__instance__q15" ], + [ "arm_cfft_instance_q31", "structarm__cfft__instance__q31.html", "structarm__cfft__instance__q31" ], + [ "arm_cfft_radix2_instance_f32", "structarm__cfft__radix2__instance__f32.html", "structarm__cfft__radix2__instance__f32" ], + [ "arm_cfft_radix2_instance_q15", "structarm__cfft__radix2__instance__q15.html", "structarm__cfft__radix2__instance__q15" ], + [ "arm_cfft_radix2_instance_q31", "structarm__cfft__radix2__instance__q31.html", "structarm__cfft__radix2__instance__q31" ], + [ "arm_cfft_radix4_instance_f32", "structarm__cfft__radix4__instance__f32.html", "structarm__cfft__radix4__instance__f32" ], + [ "arm_cfft_radix4_instance_q15", "structarm__cfft__radix4__instance__q15.html", "structarm__cfft__radix4__instance__q15" ], + [ "arm_cfft_radix4_instance_q31", "structarm__cfft__radix4__instance__q31.html", "structarm__cfft__radix4__instance__q31" ], + [ "arm_dct4_instance_f32", "structarm__dct4__instance__f32.html", "structarm__dct4__instance__f32" ], + [ "arm_dct4_instance_q15", "structarm__dct4__instance__q15.html", "structarm__dct4__instance__q15" ], + [ "arm_dct4_instance_q31", "structarm__dct4__instance__q31.html", "structarm__dct4__instance__q31" ], + [ "arm_fir_decimate_instance_f32", "structarm__fir__decimate__instance__f32.html", "structarm__fir__decimate__instance__f32" ], + [ "arm_fir_decimate_instance_q15", "structarm__fir__decimate__instance__q15.html", "structarm__fir__decimate__instance__q15" ], + [ "arm_fir_decimate_instance_q31", "structarm__fir__decimate__instance__q31.html", "structarm__fir__decimate__instance__q31" ], + [ "arm_fir_instance_f32", "structarm__fir__instance__f32.html", "structarm__fir__instance__f32" ], + [ "arm_fir_instance_q15", "structarm__fir__instance__q15.html", "structarm__fir__instance__q15" ], + [ "arm_fir_instance_q31", "structarm__fir__instance__q31.html", "structarm__fir__instance__q31" ], + [ "arm_fir_instance_q7", "structarm__fir__instance__q7.html", "structarm__fir__instance__q7" ], + [ "arm_fir_interpolate_instance_f32", "structarm__fir__interpolate__instance__f32.html", "structarm__fir__interpolate__instance__f32" ], + [ "arm_fir_interpolate_instance_q15", "structarm__fir__interpolate__instance__q15.html", "structarm__fir__interpolate__instance__q15" ], + [ "arm_fir_interpolate_instance_q31", "structarm__fir__interpolate__instance__q31.html", "structarm__fir__interpolate__instance__q31" ], + [ "arm_fir_lattice_instance_f32", "structarm__fir__lattice__instance__f32.html", "structarm__fir__lattice__instance__f32" ], + [ "arm_fir_lattice_instance_q15", "structarm__fir__lattice__instance__q15.html", "structarm__fir__lattice__instance__q15" ], + [ "arm_fir_lattice_instance_q31", "structarm__fir__lattice__instance__q31.html", "structarm__fir__lattice__instance__q31" ], + [ "arm_fir_sparse_instance_f32", "structarm__fir__sparse__instance__f32.html", "structarm__fir__sparse__instance__f32" ], + [ "arm_fir_sparse_instance_q15", "structarm__fir__sparse__instance__q15.html", "structarm__fir__sparse__instance__q15" ], + [ "arm_fir_sparse_instance_q31", "structarm__fir__sparse__instance__q31.html", "structarm__fir__sparse__instance__q31" ], + [ "arm_fir_sparse_instance_q7", "structarm__fir__sparse__instance__q7.html", "structarm__fir__sparse__instance__q7" ], + [ "arm_iir_lattice_instance_f32", "structarm__iir__lattice__instance__f32.html", "structarm__iir__lattice__instance__f32" ], + [ "arm_iir_lattice_instance_q15", "structarm__iir__lattice__instance__q15.html", "structarm__iir__lattice__instance__q15" ], + [ "arm_iir_lattice_instance_q31", "structarm__iir__lattice__instance__q31.html", "structarm__iir__lattice__instance__q31" ], + [ "arm_linear_interp_instance_f32", "structarm__linear__interp__instance__f32.html", "structarm__linear__interp__instance__f32" ], + [ "arm_lms_instance_f32", "structarm__lms__instance__f32.html", "structarm__lms__instance__f32" ], + [ "arm_lms_instance_q15", "structarm__lms__instance__q15.html", "structarm__lms__instance__q15" ], + [ "arm_lms_instance_q31", "structarm__lms__instance__q31.html", "structarm__lms__instance__q31" ], + [ "arm_lms_norm_instance_f32", "structarm__lms__norm__instance__f32.html", "structarm__lms__norm__instance__f32" ], + [ "arm_lms_norm_instance_q15", "structarm__lms__norm__instance__q15.html", "structarm__lms__norm__instance__q15" ], + [ "arm_lms_norm_instance_q31", "structarm__lms__norm__instance__q31.html", "structarm__lms__norm__instance__q31" ], + [ "arm_matrix_instance_f32", "structarm__matrix__instance__f32.html", "structarm__matrix__instance__f32" ], + [ "arm_matrix_instance_f64", "structarm__matrix__instance__f64.html", "structarm__matrix__instance__f64" ], + [ "arm_matrix_instance_q15", "structarm__matrix__instance__q15.html", "structarm__matrix__instance__q15" ], + [ "arm_matrix_instance_q31", "structarm__matrix__instance__q31.html", "structarm__matrix__instance__q31" ], + [ "arm_pid_instance_f32", "structarm__pid__instance__f32.html", "structarm__pid__instance__f32" ], + [ "arm_pid_instance_q15", "structarm__pid__instance__q15.html", "structarm__pid__instance__q15" ], + [ "arm_pid_instance_q31", "structarm__pid__instance__q31.html", "structarm__pid__instance__q31" ], + [ "arm_rfft_fast_instance_f32", "structarm__rfft__fast__instance__f32.html", "structarm__rfft__fast__instance__f32" ], + [ "arm_rfft_instance_f32", "structarm__rfft__instance__f32.html", "structarm__rfft__instance__f32" ], + [ "arm_rfft_instance_q15", "structarm__rfft__instance__q15.html", "structarm__rfft__instance__q15" ], + [ "arm_rfft_instance_q31", "structarm__rfft__instance__q31.html", "structarm__rfft__instance__q31" ] +]; \ No newline at end of file diff --git a/docs/DSP/html/arm__abs__f32_8c.html b/docs/DSP/html/arm__abs__f32_8c.html new file mode 100644 index 0000000..2497a08 --- /dev/null +++ b/docs/DSP/html/arm__abs__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_abs_f32.c File Reference +CMSIS-DSP: arm_abs_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_abs_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_abs_f32 (float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Floating-point vector absolute value. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__abs__q15_8c.html b/docs/DSP/html/arm__abs__q15_8c.html new file mode 100644 index 0000000..7591db6 --- /dev/null +++ b/docs/DSP/html/arm__abs__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_abs_q15.c File Reference +CMSIS-DSP: arm_abs_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_abs_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_abs_q15 (q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Q15 vector absolute value. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__abs__q31_8c.html b/docs/DSP/html/arm__abs__q31_8c.html new file mode 100644 index 0000000..ec9a3b3 --- /dev/null +++ b/docs/DSP/html/arm__abs__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_abs_q31.c File Reference +CMSIS-DSP: arm_abs_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_abs_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_abs_q31 (q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Q31 vector absolute value. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__abs__q7_8c.html b/docs/DSP/html/arm__abs__q7_8c.html new file mode 100644 index 0000000..0dbef55 --- /dev/null +++ b/docs/DSP/html/arm__abs__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_abs_q7.c File Reference +CMSIS-DSP: arm_abs_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_abs_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_abs_q7 (q7_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Q7 vector absolute value. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__add__f32_8c.html b/docs/DSP/html/arm__add__f32_8c.html new file mode 100644 index 0000000..324ca04 --- /dev/null +++ b/docs/DSP/html/arm__add__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_add_f32.c File Reference +CMSIS-DSP: arm_add_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_add_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_add_f32 (float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize)
 Floating-point vector addition. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__add__q15_8c.html b/docs/DSP/html/arm__add__q15_8c.html new file mode 100644 index 0000000..a66017b --- /dev/null +++ b/docs/DSP/html/arm__add__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_add_q15.c File Reference +CMSIS-DSP: arm_add_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_add_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_add_q15 (q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize)
 Q15 vector addition. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__add__q31_8c.html b/docs/DSP/html/arm__add__q31_8c.html new file mode 100644 index 0000000..58e09c5 --- /dev/null +++ b/docs/DSP/html/arm__add__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_add_q31.c File Reference +CMSIS-DSP: arm_add_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_add_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_add_q31 (q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize)
 Q31 vector addition. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__add__q7_8c.html b/docs/DSP/html/arm__add__q7_8c.html new file mode 100644 index 0000000..910ba33 --- /dev/null +++ b/docs/DSP/html/arm__add__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_add_q7.c File Reference +CMSIS-DSP: arm_add_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_add_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_add_q7 (q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize)
 Q7 vector addition. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__biquad__cascade__df1__32x64__init__q31_8c.html b/docs/DSP/html/arm__biquad__cascade__df1__32x64__init__q31_8c.html new file mode 100644 index 0000000..7c6e1ad --- /dev/null +++ b/docs/DSP/html/arm__biquad__cascade__df1__32x64__init__q31_8c.html @@ -0,0 +1,137 @@ + + + + + +arm_biquad_cascade_df1_32x64_init_q31.c File Reference +CMSIS-DSP: arm_biquad_cascade_df1_32x64_init_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_biquad_cascade_df1_32x64_init_q31.c File Reference
+
+
+ + + + +

+Functions

void arm_biquad_cas_df1_32x64_init_q31 (arm_biquad_cas_df1_32x64_ins_q31 *S, uint8_t numStages, q31_t *pCoeffs, q63_t *pState, uint8_t postShift)
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__biquad__cascade__df1__32x64__q31_8c.html b/docs/DSP/html/arm__biquad__cascade__df1__32x64__q31_8c.html new file mode 100644 index 0000000..d5608d2 --- /dev/null +++ b/docs/DSP/html/arm__biquad__cascade__df1__32x64__q31_8c.html @@ -0,0 +1,137 @@ + + + + + +arm_biquad_cascade_df1_32x64_q31.c File Reference +CMSIS-DSP: arm_biquad_cascade_df1_32x64_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_biquad_cascade_df1_32x64_q31.c File Reference
+
+
+ + + + +

+Functions

void arm_biquad_cas_df1_32x64_q31 (const arm_biquad_cas_df1_32x64_ins_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__biquad__cascade__df1__f32_8c.html b/docs/DSP/html/arm__biquad__cascade__df1__f32_8c.html new file mode 100644 index 0000000..73e0592 --- /dev/null +++ b/docs/DSP/html/arm__biquad__cascade__df1__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_biquad_cascade_df1_f32.c File Reference +CMSIS-DSP: arm_biquad_cascade_df1_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_biquad_cascade_df1_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_biquad_cascade_df1_f32 (const arm_biquad_casd_df1_inst_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point Biquad cascade filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__biquad__cascade__df1__fast__q15_8c.html b/docs/DSP/html/arm__biquad__cascade__df1__fast__q15_8c.html new file mode 100644 index 0000000..fd47bd7 --- /dev/null +++ b/docs/DSP/html/arm__biquad__cascade__df1__fast__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_biquad_cascade_df1_fast_q15.c File Reference +CMSIS-DSP: arm_biquad_cascade_df1_fast_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_biquad_cascade_df1_fast_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_biquad_cascade_df1_fast_q15 (const arm_biquad_casd_df1_inst_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Fast but less precise processing function for the Q15 Biquad cascade filter for Cortex-M3 and Cortex-M4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__biquad__cascade__df1__fast__q31_8c.html b/docs/DSP/html/arm__biquad__cascade__df1__fast__q31_8c.html new file mode 100644 index 0000000..0b7a5aa --- /dev/null +++ b/docs/DSP/html/arm__biquad__cascade__df1__fast__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_biquad_cascade_df1_fast_q31.c File Reference +CMSIS-DSP: arm_biquad_cascade_df1_fast_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_biquad_cascade_df1_fast_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_biquad_cascade_df1_fast_q31 (const arm_biquad_casd_df1_inst_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Fast but less precise processing function for the Q31 Biquad cascade filter for Cortex-M3 and Cortex-M4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__biquad__cascade__df1__init__f32_8c.html b/docs/DSP/html/arm__biquad__cascade__df1__init__f32_8c.html new file mode 100644 index 0000000..ad678a0 --- /dev/null +++ b/docs/DSP/html/arm__biquad__cascade__df1__init__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_biquad_cascade_df1_init_f32.c File Reference +CMSIS-DSP: arm_biquad_cascade_df1_init_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_biquad_cascade_df1_init_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_biquad_cascade_df1_init_f32 (arm_biquad_casd_df1_inst_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState)
 Initialization function for the floating-point Biquad cascade filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__biquad__cascade__df1__init__q15_8c.html b/docs/DSP/html/arm__biquad__cascade__df1__init__q15_8c.html new file mode 100644 index 0000000..e11072d --- /dev/null +++ b/docs/DSP/html/arm__biquad__cascade__df1__init__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_biquad_cascade_df1_init_q15.c File Reference +CMSIS-DSP: arm_biquad_cascade_df1_init_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_biquad_cascade_df1_init_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_biquad_cascade_df1_init_q15 (arm_biquad_casd_df1_inst_q15 *S, uint8_t numStages, q15_t *pCoeffs, q15_t *pState, int8_t postShift)
 Initialization function for the Q15 Biquad cascade filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__biquad__cascade__df1__init__q31_8c.html b/docs/DSP/html/arm__biquad__cascade__df1__init__q31_8c.html new file mode 100644 index 0000000..4eb9e34 --- /dev/null +++ b/docs/DSP/html/arm__biquad__cascade__df1__init__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_biquad_cascade_df1_init_q31.c File Reference +CMSIS-DSP: arm_biquad_cascade_df1_init_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_biquad_cascade_df1_init_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_biquad_cascade_df1_init_q31 (arm_biquad_casd_df1_inst_q31 *S, uint8_t numStages, q31_t *pCoeffs, q31_t *pState, int8_t postShift)
 Initialization function for the Q31 Biquad cascade filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__biquad__cascade__df1__q15_8c.html b/docs/DSP/html/arm__biquad__cascade__df1__q15_8c.html new file mode 100644 index 0000000..903dc36 --- /dev/null +++ b/docs/DSP/html/arm__biquad__cascade__df1__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_biquad_cascade_df1_q15.c File Reference +CMSIS-DSP: arm_biquad_cascade_df1_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_biquad_cascade_df1_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_biquad_cascade_df1_q15 (const arm_biquad_casd_df1_inst_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 Biquad cascade filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__biquad__cascade__df1__q31_8c.html b/docs/DSP/html/arm__biquad__cascade__df1__q31_8c.html new file mode 100644 index 0000000..c626abb --- /dev/null +++ b/docs/DSP/html/arm__biquad__cascade__df1__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_biquad_cascade_df1_q31.c File Reference +CMSIS-DSP: arm_biquad_cascade_df1_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_biquad_cascade_df1_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_biquad_cascade_df1_q31 (const arm_biquad_casd_df1_inst_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 Biquad cascade filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__biquad__cascade__df2T__f32_8c.html b/docs/DSP/html/arm__biquad__cascade__df2T__f32_8c.html new file mode 100644 index 0000000..ea5fab0 --- /dev/null +++ b/docs/DSP/html/arm__biquad__cascade__df2T__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_biquad_cascade_df2T_f32.c File Reference +CMSIS-DSP: arm_biquad_cascade_df2T_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_biquad_cascade_df2T_f32.c File Reference
+
+
+ + + + + +

+Functions

LOW_OPTIMIZATION_ENTER void arm_biquad_cascade_df2T_f32 (const arm_biquad_cascade_df2T_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point transposed direct form II Biquad cascade filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__biquad__cascade__df2T__f64_8c.html b/docs/DSP/html/arm__biquad__cascade__df2T__f64_8c.html new file mode 100644 index 0000000..4c1914d --- /dev/null +++ b/docs/DSP/html/arm__biquad__cascade__df2T__f64_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_biquad_cascade_df2T_f64.c File Reference +CMSIS-DSP: arm_biquad_cascade_df2T_f64.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_biquad_cascade_df2T_f64.c File Reference
+
+
+ + + + + +

+Functions

LOW_OPTIMIZATION_ENTER void arm_biquad_cascade_df2T_f64 (const arm_biquad_cascade_df2T_instance_f64 *S, float64_t *pSrc, float64_t *pDst, uint32_t blockSize)
 Processing function for the floating-point transposed direct form II Biquad cascade filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__biquad__cascade__df2T__init__f32_8c.html b/docs/DSP/html/arm__biquad__cascade__df2T__init__f32_8c.html new file mode 100644 index 0000000..5c95b1c --- /dev/null +++ b/docs/DSP/html/arm__biquad__cascade__df2T__init__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_biquad_cascade_df2T_init_f32.c File Reference +CMSIS-DSP: arm_biquad_cascade_df2T_init_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_biquad_cascade_df2T_init_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_biquad_cascade_df2T_init_f32 (arm_biquad_cascade_df2T_instance_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState)
 Initialization function for the floating-point transposed direct form II Biquad cascade filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__biquad__cascade__df2T__init__f64_8c.html b/docs/DSP/html/arm__biquad__cascade__df2T__init__f64_8c.html new file mode 100644 index 0000000..8398f9e --- /dev/null +++ b/docs/DSP/html/arm__biquad__cascade__df2T__init__f64_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_biquad_cascade_df2T_init_f64.c File Reference +CMSIS-DSP: arm_biquad_cascade_df2T_init_f64.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_biquad_cascade_df2T_init_f64.c File Reference
+
+
+ + + + + +

+Functions

void arm_biquad_cascade_df2T_init_f64 (arm_biquad_cascade_df2T_instance_f64 *S, uint8_t numStages, float64_t *pCoeffs, float64_t *pState)
 Initialization function for the floating-point transposed direct form II Biquad cascade filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__biquad__cascade__stereo__df2T__f32_8c.html b/docs/DSP/html/arm__biquad__cascade__stereo__df2T__f32_8c.html new file mode 100644 index 0000000..d358ee3 --- /dev/null +++ b/docs/DSP/html/arm__biquad__cascade__stereo__df2T__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_biquad_cascade_stereo_df2T_f32.c File Reference +CMSIS-DSP: arm_biquad_cascade_stereo_df2T_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_biquad_cascade_stereo_df2T_f32.c File Reference
+
+
+ + + + + +

+Functions

LOW_OPTIMIZATION_ENTER void arm_biquad_cascade_stereo_df2T_f32 (const arm_biquad_cascade_stereo_df2T_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point transposed direct form II Biquad cascade filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__biquad__cascade__stereo__df2T__init__f32_8c.html b/docs/DSP/html/arm__biquad__cascade__stereo__df2T__init__f32_8c.html new file mode 100644 index 0000000..c3bd64d --- /dev/null +++ b/docs/DSP/html/arm__biquad__cascade__stereo__df2T__init__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_biquad_cascade_stereo_df2T_init_f32.c File Reference +CMSIS-DSP: arm_biquad_cascade_stereo_df2T_init_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_biquad_cascade_stereo_df2T_init_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_biquad_cascade_stereo_df2T_init_f32 (arm_biquad_cascade_stereo_df2T_instance_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState)
 Initialization function for the floating-point transposed direct form II Biquad cascade filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__bitreversal_8c.html b/docs/DSP/html/arm__bitreversal_8c.html new file mode 100644 index 0000000..4eb589b --- /dev/null +++ b/docs/DSP/html/arm__bitreversal_8c.html @@ -0,0 +1,262 @@ + + + + + +arm_bitreversal.c File Reference +CMSIS-DSP: arm_bitreversal.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_bitreversal.c File Reference
+
+
+ + + + + + + + +

+Functions

void arm_bitreversal_f32 (float32_t *pSrc, uint16_t fftSize, uint16_t bitRevFactor, uint16_t *pBitRevTab)
 
void arm_bitreversal_q31 (q31_t *pSrc, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTable)
 
void arm_bitreversal_q15 (q15_t *pSrc16, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTab)
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_bitreversal_f32 (float32_t * pSrc,
uint16_t fftSize,
uint16_t bitRevFactor,
uint16_t * pBitRevTab 
)
+
+ +

Referenced by arm_cfft_radix2_f32(), arm_cfft_radix4_f32(), and arm_rfft_f32().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_bitreversal_q15 (q15_t * pSrc16,
uint32_t fftLen,
uint16_t bitRevFactor,
uint16_t * pBitRevTab 
)
+
+ +

Referenced by arm_cfft_radix2_q15(), and arm_cfft_radix4_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_bitreversal_q31 (q31_t * pSrc,
uint32_t fftLen,
uint16_t bitRevFactor,
uint16_t * pBitRevTable 
)
+
+ +

Referenced by arm_cfft_radix2_q31(), and arm_cfft_radix4_q31().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__cfft__f32_8c.html b/docs/DSP/html/arm__cfft__f32_8c.html new file mode 100644 index 0000000..e79d1b5 --- /dev/null +++ b/docs/DSP/html/arm__cfft__f32_8c.html @@ -0,0 +1,281 @@ + + + + + +arm_cfft_f32.c File Reference +CMSIS-DSP: arm_cfft_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cfft_f32.c File Reference
+
+
+ + + + + + + + + + + + + +

+Functions

void arm_radix8_butterfly_f32 (float32_t *pSrc, uint16_t fftLen, const float32_t *pCoef, uint16_t twidCoefModifier)
 
void arm_bitreversal_32 (uint32_t *pSrc, const uint16_t bitRevLen, const uint16_t *pBitRevTable)
 
void arm_cfft_radix8by2_f32 (arm_cfft_instance_f32 *S, float32_t *p1)
 
void arm_cfft_radix8by4_f32 (arm_cfft_instance_f32 *S, float32_t *p1)
 
void arm_cfft_f32 (const arm_cfft_instance_f32 *S, float32_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Processing function for the floating-point complex FFT. More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_bitreversal_32 (uint32_t * pSrc,
const uint16_t bitRevLen,
const uint16_t * pBitRevTable 
)
+
+ +

Referenced by arm_cfft_f32().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_cfft_radix8by2_f32 (arm_cfft_instance_f32 * S,
float32_t * p1 
)
+
+ +

References arm_radix8_butterfly_f32(), arm_cfft_instance_f32::fftLen, and arm_cfft_instance_f32::pTwiddle.

+ +

Referenced by arm_cfft_f32().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_cfft_radix8by4_f32 (arm_cfft_instance_f32 * S,
float32_t * p1 
)
+
+ +

References arm_radix8_butterfly_f32(), arm_cfft_instance_f32::fftLen, and arm_cfft_instance_f32::pTwiddle.

+ +

Referenced by arm_cfft_f32().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix8_butterfly_f32 (float32_t * pSrc,
uint16_t fftLen,
const float32_t * pCoef,
uint16_t twidCoefModifier 
)
+
+ +

Referenced by arm_cfft_f32(), arm_cfft_radix8by2_f32(), and arm_cfft_radix8by4_f32().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__cfft__q15_8c.html b/docs/DSP/html/arm__cfft__q15_8c.html new file mode 100644 index 0000000..7f45d3d --- /dev/null +++ b/docs/DSP/html/arm__cfft__q15_8c.html @@ -0,0 +1,363 @@ + + + + + +arm_cfft_q15.c File Reference +CMSIS-DSP: arm_cfft_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cfft_q15.c File Reference
+
+
+ + + + + + + + + + + + + + + + + +

+Functions

void arm_radix4_butterfly_q15 (q15_t *pSrc, uint32_t fftLen, q15_t *pCoef, uint32_t twidCoefModifier)
 Core function for the Q15 CFFT butterfly process. More...
 
void arm_radix4_butterfly_inverse_q15 (q15_t *pSrc, uint32_t fftLen, q15_t *pCoef, uint32_t twidCoefModifier)
 Core function for the Q15 CIFFT butterfly process. More...
 
void arm_bitreversal_16 (uint16_t *pSrc, const uint16_t bitRevLen, const uint16_t *pBitRevTable)
 
void arm_cfft_radix4by2_q15 (q15_t *pSrc, uint32_t fftLen, const q15_t *pCoef)
 
void arm_cfft_radix4by2_inverse_q15 (q15_t *pSrc, uint32_t fftLen, const q15_t *pCoef)
 
void arm_cfft_q15 (const arm_cfft_instance_q15 *S, q15_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Processing function for the Q15 complex FFT. More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_bitreversal_16 (uint16_t * pSrc,
const uint16_t bitRevLen,
const uint16_t * pBitRevTable 
)
+
+ +

Referenced by arm_cfft_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cfft_radix4by2_inverse_q15 (q15_t * pSrc,
uint32_t fftLen,
const q15_t * pCoef 
)
+
+ +

References __QSUB(), __QSUB16(), __SHADD16(), __SMUADX(), __SMUSD(), _SIMD32_OFFSET, and arm_radix4_butterfly_inverse_q15().

+ +

Referenced by arm_cfft_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cfft_radix4by2_q15 (q15_t * pSrc,
uint32_t fftLen,
const q15_t * pCoef 
)
+
+

end of ComplexFFT group

+ +

References __QSUB16(), __SHADD16(), __SMUAD(), __SMUSDX(), _SIMD32_OFFSET, and arm_radix4_butterfly_q15().

+ +

Referenced by arm_cfft_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix4_butterfly_inverse_q15 (q15_t * pSrc16,
uint32_t fftLen,
q15_t * pCoef16,
uint32_t twidCoefModifier 
)
+
+
Parameters
+ + + + + +
[in,out]*pSrc16points to the in-place buffer of Q15 data type.
[in]fftLenlength of the FFT.
[in]*pCoef16points to twiddle coefficient buffer.
[in]twidCoefModifiertwiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.
+
+
+
Returns
none.
+ +

References __QADD16(), __QASX(), __QSAX(), __QSUB16(), __SHADD16(), __SHASX(), __SHSAX(), __SHSUB16(), __SIMD32, __SMUADX(), __SMUSD(), and _SIMD32_OFFSET.

+ +

Referenced by arm_cfft_q15(), arm_cfft_radix4_q15(), and arm_cfft_radix4by2_inverse_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix4_butterfly_q15 (q15_t * pSrc16,
uint32_t fftLen,
q15_t * pCoef16,
uint32_t twidCoefModifier 
)
+
+

end of ComplexFFT group

+
Parameters
+ + + + + +
[in,out]*pSrc16points to the in-place buffer of Q15 data type.
[in]fftLenlength of the FFT.
[in]*pCoef16points to twiddle coefficient buffer.
[in]twidCoefModifiertwiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.
+
+
+
Returns
none.
+ +

References __QADD16(), __QASX(), __QSAX(), __QSUB16(), __SHADD16(), __SHASX(), __SHSAX(), __SHSUB16(), __SIMD32, __SMUAD(), __SMUSDX(), and _SIMD32_OFFSET.

+ +

Referenced by arm_cfft_q15(), arm_cfft_radix4_q15(), and arm_cfft_radix4by2_q15().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__cfft__q31_8c.html b/docs/DSP/html/arm__cfft__q31_8c.html new file mode 100644 index 0000000..f8f61a5 --- /dev/null +++ b/docs/DSP/html/arm__cfft__q31_8c.html @@ -0,0 +1,363 @@ + + + + + +arm_cfft_q31.c File Reference +CMSIS-DSP: arm_cfft_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cfft_q31.c File Reference
+
+
+ + + + + + + + + + + + + + + + + +

+Functions

void arm_radix4_butterfly_q31 (q31_t *pSrc, uint32_t fftLen, q31_t *pCoef, uint32_t twidCoefModifier)
 Core function for the Q31 CFFT butterfly process. More...
 
void arm_radix4_butterfly_inverse_q31 (q31_t *pSrc, uint32_t fftLen, q31_t *pCoef, uint32_t twidCoefModifier)
 Core function for the Q31 CIFFT butterfly process. More...
 
void arm_bitreversal_32 (uint32_t *pSrc, const uint16_t bitRevLen, const uint16_t *pBitRevTable)
 
void arm_cfft_radix4by2_q31 (q31_t *pSrc, uint32_t fftLen, const q31_t *pCoef)
 
void arm_cfft_radix4by2_inverse_q31 (q31_t *pSrc, uint32_t fftLen, const q31_t *pCoef)
 
void arm_cfft_q31 (const arm_cfft_instance_q31 *S, q31_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Processing function for the fixed-point complex FFT in Q31 format. More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_bitreversal_32 (uint32_t * pSrc,
const uint16_t bitRevLen,
const uint16_t * pBitRevTable 
)
+
+ +

Referenced by arm_cfft_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cfft_radix4by2_inverse_q31 (q31_t * pSrc,
uint32_t fftLen,
const q31_t * pCoef 
)
+
+ +

References arm_radix4_butterfly_inverse_q31(), mult_32x32_keep32_R, multAcc_32x32_keep32_R, and multSub_32x32_keep32_R.

+ +

Referenced by arm_cfft_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cfft_radix4by2_q31 (q31_t * pSrc,
uint32_t fftLen,
const q31_t * pCoef 
)
+
+

end of ComplexFFT group

+ +

References arm_radix4_butterfly_q31(), mult_32x32_keep32_R, multAcc_32x32_keep32_R, and multSub_32x32_keep32_R.

+ +

Referenced by arm_cfft_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix4_butterfly_inverse_q31 (q31_t * pSrc,
uint32_t fftLen,
q31_t * pCoef,
uint32_t twidCoefModifier 
)
+
+
Parameters
+ + + + + +
[in,out]*pSrcpoints to the in-place buffer of Q31 data type.
[in]fftLenlength of the FFT.
[in]*pCoefpoints to twiddle coefficient buffer.
[in]twidCoefModifiertwiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.
+
+
+
Returns
none.
+ +

References __SIMD64.

+ +

Referenced by arm_cfft_q31(), arm_cfft_radix4_q31(), and arm_cfft_radix4by2_inverse_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix4_butterfly_q31 (q31_t * pSrc,
uint32_t fftLen,
q31_t * pCoef,
uint32_t twidCoefModifier 
)
+
+

end of ComplexFFT group

+
Parameters
+ + + + + +
[in,out]*pSrcpoints to the in-place buffer of Q31 data type.
[in]fftLenlength of the FFT.
[in]*pCoefpoints to twiddle coefficient buffer.
[in]twidCoefModifiertwiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.
+
+
+
Returns
none.
+ +

References __SIMD64.

+ +

Referenced by arm_cfft_q31(), arm_cfft_radix4_q31(), and arm_cfft_radix4by2_q31().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__cfft__radix2__f32_8c.html b/docs/DSP/html/arm__cfft__radix2__f32_8c.html new file mode 100644 index 0000000..5d929b1 --- /dev/null +++ b/docs/DSP/html/arm__cfft__radix2__f32_8c.html @@ -0,0 +1,272 @@ + + + + + +arm_cfft_radix2_f32.c File Reference +CMSIS-DSP: arm_cfft_radix2_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cfft_radix2_f32.c File Reference
+
+
+ + + + + + + + + + + +

+Functions

void arm_radix2_butterfly_f32 (float32_t *pSrc, uint32_t fftLen, float32_t *pCoef, uint16_t twidCoefModifier)
 
void arm_radix2_butterfly_inverse_f32 (float32_t *pSrc, uint32_t fftLen, float32_t *pCoef, uint16_t twidCoefModifier, float32_t onebyfftLen)
 
void arm_bitreversal_f32 (float32_t *pSrc, uint16_t fftSize, uint16_t bitRevFactor, uint16_t *pBitRevTab)
 
void arm_cfft_radix2_f32 (const arm_cfft_radix2_instance_f32 *S, float32_t *pSrc)
 Radix-2 CFFT/CIFFT. More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_bitreversal_f32 (float32_t * pSrc,
uint16_t fftSize,
uint16_t bitRevFactor,
uint16_t * pBitRevTab 
)
+
+ +

Referenced by arm_cfft_radix2_f32().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix2_butterfly_f32 (float32_t * pSrc,
uint32_t fftLen,
float32_t * pCoef,
uint16_t twidCoefModifier 
)
+
+

end of ComplexFFT group

+ +

Referenced by arm_cfft_radix2_f32().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix2_butterfly_inverse_f32 (float32_t * pSrc,
uint32_t fftLen,
float32_t * pCoef,
uint16_t twidCoefModifier,
float32_t onebyfftLen 
)
+
+ +

Referenced by arm_cfft_radix2_f32().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__cfft__radix2__init__f32_8c.html b/docs/DSP/html/arm__cfft__radix2__init__f32_8c.html new file mode 100644 index 0000000..e378552 --- /dev/null +++ b/docs/DSP/html/arm__cfft__radix2__init__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cfft_radix2_init_f32.c File Reference +CMSIS-DSP: arm_cfft_radix2_init_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cfft_radix2_init_f32.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_cfft_radix2_init_f32 (arm_cfft_radix2_instance_f32 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Initialization function for the floating-point CFFT/CIFFT. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cfft__radix2__init__q15_8c.html b/docs/DSP/html/arm__cfft__radix2__init__q15_8c.html new file mode 100644 index 0000000..07407ea --- /dev/null +++ b/docs/DSP/html/arm__cfft__radix2__init__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cfft_radix2_init_q15.c File Reference +CMSIS-DSP: arm_cfft_radix2_init_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cfft_radix2_init_q15.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_cfft_radix2_init_q15 (arm_cfft_radix2_instance_q15 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Initialization function for the Q15 CFFT/CIFFT. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cfft__radix2__init__q31_8c.html b/docs/DSP/html/arm__cfft__radix2__init__q31_8c.html new file mode 100644 index 0000000..f6cec94 --- /dev/null +++ b/docs/DSP/html/arm__cfft__radix2__init__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cfft_radix2_init_q31.c File Reference +CMSIS-DSP: arm_cfft_radix2_init_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cfft_radix2_init_q31.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_cfft_radix2_init_q31 (arm_cfft_radix2_instance_q31 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Initialization function for the Q31 CFFT/CIFFT. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cfft__radix2__q15_8c.html b/docs/DSP/html/arm__cfft__radix2__q15_8c.html new file mode 100644 index 0000000..3ad2b70 --- /dev/null +++ b/docs/DSP/html/arm__cfft__radix2__q15_8c.html @@ -0,0 +1,270 @@ + + + + + +arm_cfft_radix2_q15.c File Reference +CMSIS-DSP: arm_cfft_radix2_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cfft_radix2_q15.c File Reference
+
+
+ + + + + + + + + + + +

+Functions

void arm_radix2_butterfly_q15 (q15_t *pSrc, uint32_t fftLen, q15_t *pCoef, uint16_t twidCoefModifier)
 
void arm_radix2_butterfly_inverse_q15 (q15_t *pSrc, uint32_t fftLen, q15_t *pCoef, uint16_t twidCoefModifier)
 
void arm_bitreversal_q15 (q15_t *pSrc, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTab)
 
void arm_cfft_radix2_q15 (const arm_cfft_radix2_instance_q15 *S, q15_t *pSrc)
 Processing function for the fixed-point CFFT/CIFFT. More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_bitreversal_q15 (q15_t * pSrc,
uint32_t fftLen,
uint16_t bitRevFactor,
uint16_t * pBitRevTab 
)
+
+ +

Referenced by arm_cfft_radix2_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix2_butterfly_inverse_q15 (q15_t * pSrc,
uint32_t fftLen,
q15_t * pCoef,
uint16_t twidCoefModifier 
)
+
+ +

References __QADD16(), __QSUB(), __QSUB16(), __SHADD16(), __SMUADX(), __SMUSD(), and _SIMD32_OFFSET.

+ +

Referenced by arm_cfft_radix2_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix2_butterfly_q15 (q15_t * pSrc,
uint32_t fftLen,
q15_t * pCoef,
uint16_t twidCoefModifier 
)
+
+

end of ComplexFFT group

+ +

References __QADD16(), __QSUB16(), __SHADD16(), __SMUAD(), __SMUSDX(), and _SIMD32_OFFSET.

+ +

Referenced by arm_cfft_radix2_q15().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__cfft__radix2__q31_8c.html b/docs/DSP/html/arm__cfft__radix2__q31_8c.html new file mode 100644 index 0000000..9eb4529 --- /dev/null +++ b/docs/DSP/html/arm__cfft__radix2__q31_8c.html @@ -0,0 +1,270 @@ + + + + + +arm_cfft_radix2_q31.c File Reference +CMSIS-DSP: arm_cfft_radix2_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cfft_radix2_q31.c File Reference
+
+
+ + + + + + + + + + + +

+Functions

void arm_radix2_butterfly_q31 (q31_t *pSrc, uint32_t fftLen, q31_t *pCoef, uint16_t twidCoefModifier)
 
void arm_radix2_butterfly_inverse_q31 (q31_t *pSrc, uint32_t fftLen, q31_t *pCoef, uint16_t twidCoefModifier)
 
void arm_bitreversal_q31 (q31_t *pSrc, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTab)
 
void arm_cfft_radix2_q31 (const arm_cfft_radix2_instance_q31 *S, q31_t *pSrc)
 Processing function for the fixed-point CFFT/CIFFT. More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_bitreversal_q31 (q31_t * pSrc,
uint32_t fftLen,
uint16_t bitRevFactor,
uint16_t * pBitRevTab 
)
+
+ +

Referenced by arm_cfft_radix2_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix2_butterfly_inverse_q31 (q31_t * pSrc,
uint32_t fftLen,
q31_t * pCoef,
uint16_t twidCoefModifier 
)
+
+ +

References mult_32x32_keep32_R, multAcc_32x32_keep32_R, and multSub_32x32_keep32_R.

+ +

Referenced by arm_cfft_radix2_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix2_butterfly_q31 (q31_t * pSrc,
uint32_t fftLen,
q31_t * pCoef,
uint16_t twidCoefModifier 
)
+
+

end of ComplexFFT group

+ +

References mult_32x32_keep32_R, multAcc_32x32_keep32_R, and multSub_32x32_keep32_R.

+ +

Referenced by arm_cfft_radix2_q31().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__cfft__radix4__f32_8c.html b/docs/DSP/html/arm__cfft__radix4__f32_8c.html new file mode 100644 index 0000000..f33fb69 --- /dev/null +++ b/docs/DSP/html/arm__cfft__radix4__f32_8c.html @@ -0,0 +1,272 @@ + + + + + +arm_cfft_radix4_f32.c File Reference +CMSIS-DSP: arm_cfft_radix4_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cfft_radix4_f32.c File Reference
+
+
+ + + + + + + + + + + +

+Functions

void arm_bitreversal_f32 (float32_t *pSrc, uint16_t fftSize, uint16_t bitRevFactor, uint16_t *pBitRevTab)
 
void arm_radix4_butterfly_f32 (float32_t *pSrc, uint16_t fftLen, float32_t *pCoef, uint16_t twidCoefModifier)
 
void arm_radix4_butterfly_inverse_f32 (float32_t *pSrc, uint16_t fftLen, float32_t *pCoef, uint16_t twidCoefModifier, float32_t onebyfftLen)
 
void arm_cfft_radix4_f32 (const arm_cfft_radix4_instance_f32 *S, float32_t *pSrc)
 Processing function for the floating-point Radix-4 CFFT/CIFFT. More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_bitreversal_f32 (float32_t * pSrc,
uint16_t fftSize,
uint16_t bitRevFactor,
uint16_t * pBitRevTab 
)
+
+ +

Referenced by arm_cfft_radix4_f32().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix4_butterfly_f32 (float32_t * pSrc,
uint16_t fftLen,
float32_t * pCoef,
uint16_t twidCoefModifier 
)
+
+

end of ComplexFFT group

+ +

Referenced by arm_cfft_radix4_f32(), and arm_rfft_f32().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix4_butterfly_inverse_f32 (float32_t * pSrc,
uint16_t fftLen,
float32_t * pCoef,
uint16_t twidCoefModifier,
float32_t onebyfftLen 
)
+
+ +

Referenced by arm_cfft_radix4_f32(), and arm_rfft_f32().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__cfft__radix4__init__f32_8c.html b/docs/DSP/html/arm__cfft__radix4__init__f32_8c.html new file mode 100644 index 0000000..78528f6 --- /dev/null +++ b/docs/DSP/html/arm__cfft__radix4__init__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cfft_radix4_init_f32.c File Reference +CMSIS-DSP: arm_cfft_radix4_init_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cfft_radix4_init_f32.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_cfft_radix4_init_f32 (arm_cfft_radix4_instance_f32 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Initialization function for the floating-point CFFT/CIFFT. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cfft__radix4__init__q15_8c.html b/docs/DSP/html/arm__cfft__radix4__init__q15_8c.html new file mode 100644 index 0000000..4481c7b --- /dev/null +++ b/docs/DSP/html/arm__cfft__radix4__init__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cfft_radix4_init_q15.c File Reference +CMSIS-DSP: arm_cfft_radix4_init_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cfft_radix4_init_q15.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_cfft_radix4_init_q15 (arm_cfft_radix4_instance_q15 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Initialization function for the Q15 CFFT/CIFFT. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cfft__radix4__init__q31_8c.html b/docs/DSP/html/arm__cfft__radix4__init__q31_8c.html new file mode 100644 index 0000000..ed63c0a --- /dev/null +++ b/docs/DSP/html/arm__cfft__radix4__init__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cfft_radix4_init_q31.c File Reference +CMSIS-DSP: arm_cfft_radix4_init_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cfft_radix4_init_q31.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_cfft_radix4_init_q31 (arm_cfft_radix4_instance_q31 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Initialization function for the Q31 CFFT/CIFFT. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cfft__radix4__q15_8c.html b/docs/DSP/html/arm__cfft__radix4__q15_8c.html new file mode 100644 index 0000000..19318a5 --- /dev/null +++ b/docs/DSP/html/arm__cfft__radix4__q15_8c.html @@ -0,0 +1,292 @@ + + + + + +arm_cfft_radix4_q15.c File Reference +CMSIS-DSP: arm_cfft_radix4_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cfft_radix4_q15.c File Reference
+
+
+ + + + + + + + + + + + + +

+Functions

void arm_radix4_butterfly_q15 (q15_t *pSrc16, uint32_t fftLen, q15_t *pCoef16, uint32_t twidCoefModifier)
 Core function for the Q15 CFFT butterfly process. More...
 
void arm_radix4_butterfly_inverse_q15 (q15_t *pSrc16, uint32_t fftLen, q15_t *pCoef16, uint32_t twidCoefModifier)
 Core function for the Q15 CIFFT butterfly process. More...
 
void arm_bitreversal_q15 (q15_t *pSrc, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTab)
 
void arm_cfft_radix4_q15 (const arm_cfft_radix4_instance_q15 *S, q15_t *pSrc)
 Processing function for the Q15 CFFT/CIFFT. More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_bitreversal_q15 (q15_t * pSrc,
uint32_t fftLen,
uint16_t bitRevFactor,
uint16_t * pBitRevTab 
)
+
+ +

Referenced by arm_cfft_radix4_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix4_butterfly_inverse_q15 (q15_t * pSrc16,
uint32_t fftLen,
q15_t * pCoef16,
uint32_t twidCoefModifier 
)
+
+
Parameters
+ + + + + +
[in,out]*pSrc16points to the in-place buffer of Q15 data type.
[in]fftLenlength of the FFT.
[in]*pCoef16points to twiddle coefficient buffer.
[in]twidCoefModifiertwiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.
+
+
+
Returns
none.
+ +

References __QADD16(), __QASX(), __QSAX(), __QSUB16(), __SHADD16(), __SHASX(), __SHSAX(), __SHSUB16(), __SIMD32, __SMUADX(), __SMUSD(), and _SIMD32_OFFSET.

+ +

Referenced by arm_cfft_q15(), arm_cfft_radix4_q15(), and arm_cfft_radix4by2_inverse_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix4_butterfly_q15 (q15_t * pSrc16,
uint32_t fftLen,
q15_t * pCoef16,
uint32_t twidCoefModifier 
)
+
+

end of ComplexFFT group

+
Parameters
+ + + + + +
[in,out]*pSrc16points to the in-place buffer of Q15 data type.
[in]fftLenlength of the FFT.
[in]*pCoef16points to twiddle coefficient buffer.
[in]twidCoefModifiertwiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.
+
+
+
Returns
none.
+ +

References __QADD16(), __QASX(), __QSAX(), __QSUB16(), __SHADD16(), __SHASX(), __SHSAX(), __SHSUB16(), __SIMD32, __SMUAD(), __SMUSDX(), and _SIMD32_OFFSET.

+ +

Referenced by arm_cfft_q15(), arm_cfft_radix4_q15(), and arm_cfft_radix4by2_q15().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__cfft__radix4__q31_8c.html b/docs/DSP/html/arm__cfft__radix4__q31_8c.html new file mode 100644 index 0000000..66ecf54 --- /dev/null +++ b/docs/DSP/html/arm__cfft__radix4__q31_8c.html @@ -0,0 +1,292 @@ + + + + + +arm_cfft_radix4_q31.c File Reference +CMSIS-DSP: arm_cfft_radix4_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cfft_radix4_q31.c File Reference
+
+
+ + + + + + + + + + + + + +

+Functions

void arm_radix4_butterfly_inverse_q31 (q31_t *pSrc, uint32_t fftLen, q31_t *pCoef, uint32_t twidCoefModifier)
 Core function for the Q31 CIFFT butterfly process. More...
 
void arm_radix4_butterfly_q31 (q31_t *pSrc, uint32_t fftLen, q31_t *pCoef, uint32_t twidCoefModifier)
 Core function for the Q31 CFFT butterfly process. More...
 
void arm_bitreversal_q31 (q31_t *pSrc, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTab)
 
void arm_cfft_radix4_q31 (const arm_cfft_radix4_instance_q31 *S, q31_t *pSrc)
 Processing function for the Q31 CFFT/CIFFT. More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_bitreversal_q31 (q31_t * pSrc,
uint32_t fftLen,
uint16_t bitRevFactor,
uint16_t * pBitRevTab 
)
+
+ +

Referenced by arm_cfft_radix4_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix4_butterfly_inverse_q31 (q31_t * pSrc,
uint32_t fftLen,
q31_t * pCoef,
uint32_t twidCoefModifier 
)
+
+
Parameters
+ + + + + +
[in,out]*pSrcpoints to the in-place buffer of Q31 data type.
[in]fftLenlength of the FFT.
[in]*pCoefpoints to twiddle coefficient buffer.
[in]twidCoefModifiertwiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.
+
+
+
Returns
none.
+ +

References __SIMD64.

+ +

Referenced by arm_cfft_q31(), arm_cfft_radix4_q31(), and arm_cfft_radix4by2_inverse_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix4_butterfly_q31 (q31_t * pSrc,
uint32_t fftLen,
q31_t * pCoef,
uint32_t twidCoefModifier 
)
+
+

end of ComplexFFT group

+
Parameters
+ + + + + +
[in,out]*pSrcpoints to the in-place buffer of Q31 data type.
[in]fftLenlength of the FFT.
[in]*pCoefpoints to twiddle coefficient buffer.
[in]twidCoefModifiertwiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.
+
+
+
Returns
none.
+ +

References __SIMD64.

+ +

Referenced by arm_cfft_q31(), arm_cfft_radix4_q31(), and arm_cfft_radix4by2_q31().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__cfft__radix8__f32_8c.html b/docs/DSP/html/arm__cfft__radix8__f32_8c.html new file mode 100644 index 0000000..b75dd5f --- /dev/null +++ b/docs/DSP/html/arm__cfft__radix8__f32_8c.html @@ -0,0 +1,178 @@ + + + + + +arm_cfft_radix8_f32.c File Reference +CMSIS-DSP: arm_cfft_radix8_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cfft_radix8_f32.c File Reference
+
+
+ + + + +

+Functions

void arm_radix8_butterfly_f32 (float32_t *pSrc, uint16_t fftLen, const float32_t *pCoef, uint16_t twidCoefModifier)
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix8_butterfly_f32 (float32_t * pSrc,
uint16_t fftLen,
const float32_t * pCoef,
uint16_t twidCoefModifier 
)
+
+ +

Referenced by arm_cfft_f32(), arm_cfft_radix8by2_f32(), and arm_cfft_radix8by4_f32().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__class__marks__example_2Abstract_8txt.html b/docs/DSP/html/arm__class__marks__example_2Abstract_8txt.html new file mode 100644 index 0000000..bee6d2e --- /dev/null +++ b/docs/DSP/html/arm__class__marks__example_2Abstract_8txt.html @@ -0,0 +1,168 @@ + + + + + +Abstract.txt File Reference +CMSIS-DSP: Abstract.txt File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
Abstract.txt File Reference
+
+
+ + + + + + +

+Variables

CMSIS DSP_Lib example
+arm_class_marks_example for
+Cortex 		M0
 
CMSIS DSP_Lib example
+arm_class_marks_example for
+Cortex Cortex 		M3
 
+

Variable Documentation

+ +
+
+ + + + +
CMSIS DSP_Lib example arm_class_marks_example for Cortex M0
+
+ +
+
+ +
+
+ + + + +
CMSIS DSP_Lib example arm_class_marks_example for Cortex Cortex M3
+
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__class__marks__example__f32_8c.html b/docs/DSP/html/arm__class__marks__example__f32_8c.html new file mode 100644 index 0000000..21918f8 --- /dev/null +++ b/docs/DSP/html/arm__class__marks__example__f32_8c.html @@ -0,0 +1,425 @@ + + + + + +arm_class_marks_example_f32.c File Reference +CMSIS-DSP: arm_class_marks_example_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Macros | +Functions | +Variables
+
+
arm_class_marks_example_f32.c File Reference
+
+
+ + + + + + + + + + +

+Macros

#define USE_STATIC_INIT
 
#define TEST_LENGTH_SAMPLES
 
#define NUMSTUDENTS
 
#define NUMSUBJECTS
 
+ + + +

+Functions

int32_t main ()
 
+ + + + + + + + + + + + + + + + + + + + + + + +

+Variables

const float32_t testMarks_f32 [TEST_LENGTH_SAMPLES]
 
const float32_t testUnity_f32 [4]
 
static float32_t testOutput [TEST_LENGTH_SAMPLES]
 
uint32_t numStudents
 
uint32_t numSubjects
 
float32_t max_marks
 
float32_t min_marks
 
float32_t mean
 
float32_t std
 
float32_t var
 
uint32_t student_num
 
+

Macro Definition Documentation

+ +
+
+ + + + +
#define NUMSTUDENTS
+
+
Examples:
arm_class_marks_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
#define NUMSUBJECTS
+
+
Examples:
arm_class_marks_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
#define TEST_LENGTH_SAMPLES
+
+
Examples:
arm_class_marks_example_f32.c.
+
+
+
+ +
+
+ + + + +
#define USE_STATIC_INIT
+
+ +
+
+

Function Documentation

+ +
+
+ + + + + + + + +
int32_t main (void )
+
+
Examples:
arm_class_marks_example_f32.c.
+
+

References arm_mat_init_f32(), arm_mat_mult_f32(), arm_max_f32(), arm_mean_f32(), arm_min_f32(), arm_std_f32(), arm_var_f32(), max_marks, mean, min_marks, NUMSTUDENTS, numStudents, NUMSUBJECTS, numSubjects, std, student_num, testMarks_f32, testOutput, testUnity_f32, and var.

+ +
+
+

Variable Documentation

+ +
+
+ + + + +
float32_t max_marks
+
+
Examples:
arm_class_marks_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t mean
+
+
Examples:
arm_class_marks_example_f32.c, and arm_variance_example_f32.c.
+
+

Referenced by arm_std_f32(), and main().

+ +
+
+ +
+
+ + + + +
float32_t min_marks
+
+
Examples:
arm_class_marks_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
uint32_t numStudents
+
+
Examples:
arm_class_marks_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
uint32_t numSubjects
+
+
Examples:
arm_class_marks_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t std
+
+
Examples:
arm_class_marks_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
uint32_t student_num
+
+
Examples:
arm_class_marks_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
const float32_t testMarks_f32[TEST_LENGTH_SAMPLES]
+
+
Examples:
arm_class_marks_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + + +
+ + + + +
float32_t testOutput[TEST_LENGTH_SAMPLES]
+ 		+static
+
+
Examples:
arm_class_marks_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
const float32_t testUnity_f32[4]
+
+
Examples:
arm_class_marks_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t var
+
+
Examples:
arm_class_marks_example_f32.c.
+
+

Referenced by arm_std_f32(), and main().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__cmplx__conj__f32_8c.html b/docs/DSP/html/arm__cmplx__conj__f32_8c.html new file mode 100644 index 0000000..86d12d3 --- /dev/null +++ b/docs/DSP/html/arm__cmplx__conj__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cmplx_conj_f32.c File Reference +CMSIS-DSP: arm_cmplx_conj_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cmplx_conj_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_cmplx_conj_f32 (float32_t *pSrc, float32_t *pDst, uint32_t numSamples)
 Floating-point complex conjugate. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cmplx__conj__q15_8c.html b/docs/DSP/html/arm__cmplx__conj__q15_8c.html new file mode 100644 index 0000000..02f8834 --- /dev/null +++ b/docs/DSP/html/arm__cmplx__conj__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cmplx_conj_q15.c File Reference +CMSIS-DSP: arm_cmplx_conj_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cmplx_conj_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_cmplx_conj_q15 (q15_t *pSrc, q15_t *pDst, uint32_t numSamples)
 Q15 complex conjugate. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cmplx__conj__q31_8c.html b/docs/DSP/html/arm__cmplx__conj__q31_8c.html new file mode 100644 index 0000000..92e8cc6 --- /dev/null +++ b/docs/DSP/html/arm__cmplx__conj__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cmplx_conj_q31.c File Reference +CMSIS-DSP: arm_cmplx_conj_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cmplx_conj_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_cmplx_conj_q31 (q31_t *pSrc, q31_t *pDst, uint32_t numSamples)
 Q31 complex conjugate. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cmplx__dot__prod__f32_8c.html b/docs/DSP/html/arm__cmplx__dot__prod__f32_8c.html new file mode 100644 index 0000000..352af27 --- /dev/null +++ b/docs/DSP/html/arm__cmplx__dot__prod__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cmplx_dot_prod_f32.c File Reference +CMSIS-DSP: arm_cmplx_dot_prod_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cmplx_dot_prod_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_cmplx_dot_prod_f32 (float32_t *pSrcA, float32_t *pSrcB, uint32_t numSamples, float32_t *realResult, float32_t *imagResult)
 Floating-point complex dot product. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cmplx__dot__prod__q15_8c.html b/docs/DSP/html/arm__cmplx__dot__prod__q15_8c.html new file mode 100644 index 0000000..fb6c54b --- /dev/null +++ b/docs/DSP/html/arm__cmplx__dot__prod__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cmplx_dot_prod_q15.c File Reference +CMSIS-DSP: arm_cmplx_dot_prod_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cmplx_dot_prod_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_cmplx_dot_prod_q15 (q15_t *pSrcA, q15_t *pSrcB, uint32_t numSamples, q31_t *realResult, q31_t *imagResult)
 Q15 complex dot product. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cmplx__dot__prod__q31_8c.html b/docs/DSP/html/arm__cmplx__dot__prod__q31_8c.html new file mode 100644 index 0000000..5b09b2f --- /dev/null +++ b/docs/DSP/html/arm__cmplx__dot__prod__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cmplx_dot_prod_q31.c File Reference +CMSIS-DSP: arm_cmplx_dot_prod_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cmplx_dot_prod_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_cmplx_dot_prod_q31 (q31_t *pSrcA, q31_t *pSrcB, uint32_t numSamples, q63_t *realResult, q63_t *imagResult)
 Q31 complex dot product. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cmplx__mag__f32_8c.html b/docs/DSP/html/arm__cmplx__mag__f32_8c.html new file mode 100644 index 0000000..66cc275 --- /dev/null +++ b/docs/DSP/html/arm__cmplx__mag__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cmplx_mag_f32.c File Reference +CMSIS-DSP: arm_cmplx_mag_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cmplx_mag_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_cmplx_mag_f32 (float32_t *pSrc, float32_t *pDst, uint32_t numSamples)
 Floating-point complex magnitude. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cmplx__mag__q15_8c.html b/docs/DSP/html/arm__cmplx__mag__q15_8c.html new file mode 100644 index 0000000..969db30 --- /dev/null +++ b/docs/DSP/html/arm__cmplx__mag__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cmplx_mag_q15.c File Reference +CMSIS-DSP: arm_cmplx_mag_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cmplx_mag_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_cmplx_mag_q15 (q15_t *pSrc, q15_t *pDst, uint32_t numSamples)
 Q15 complex magnitude. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cmplx__mag__q31_8c.html b/docs/DSP/html/arm__cmplx__mag__q31_8c.html new file mode 100644 index 0000000..ae599f8 --- /dev/null +++ b/docs/DSP/html/arm__cmplx__mag__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cmplx_mag_q31.c File Reference +CMSIS-DSP: arm_cmplx_mag_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cmplx_mag_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_cmplx_mag_q31 (q31_t *pSrc, q31_t *pDst, uint32_t numSamples)
 Q31 complex magnitude. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cmplx__mag__squared__f32_8c.html b/docs/DSP/html/arm__cmplx__mag__squared__f32_8c.html new file mode 100644 index 0000000..8b59145 --- /dev/null +++ b/docs/DSP/html/arm__cmplx__mag__squared__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cmplx_mag_squared_f32.c File Reference +CMSIS-DSP: arm_cmplx_mag_squared_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cmplx_mag_squared_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_cmplx_mag_squared_f32 (float32_t *pSrc, float32_t *pDst, uint32_t numSamples)
 Floating-point complex magnitude squared. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cmplx__mag__squared__q15_8c.html b/docs/DSP/html/arm__cmplx__mag__squared__q15_8c.html new file mode 100644 index 0000000..bb2a4db --- /dev/null +++ b/docs/DSP/html/arm__cmplx__mag__squared__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cmplx_mag_squared_q15.c File Reference +CMSIS-DSP: arm_cmplx_mag_squared_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cmplx_mag_squared_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_cmplx_mag_squared_q15 (q15_t *pSrc, q15_t *pDst, uint32_t numSamples)
 Q15 complex magnitude squared. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cmplx__mag__squared__q31_8c.html b/docs/DSP/html/arm__cmplx__mag__squared__q31_8c.html new file mode 100644 index 0000000..a18de78 --- /dev/null +++ b/docs/DSP/html/arm__cmplx__mag__squared__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cmplx_mag_squared_q31.c File Reference +CMSIS-DSP: arm_cmplx_mag_squared_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cmplx_mag_squared_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_cmplx_mag_squared_q31 (q31_t *pSrc, q31_t *pDst, uint32_t numSamples)
 Q31 complex magnitude squared. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cmplx__mult__cmplx__f32_8c.html b/docs/DSP/html/arm__cmplx__mult__cmplx__f32_8c.html new file mode 100644 index 0000000..a9b6e54 --- /dev/null +++ b/docs/DSP/html/arm__cmplx__mult__cmplx__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cmplx_mult_cmplx_f32.c File Reference +CMSIS-DSP: arm_cmplx_mult_cmplx_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cmplx_mult_cmplx_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_cmplx_mult_cmplx_f32 (float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t numSamples)
 Floating-point complex-by-complex multiplication. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cmplx__mult__cmplx__q15_8c.html b/docs/DSP/html/arm__cmplx__mult__cmplx__q15_8c.html new file mode 100644 index 0000000..6ef2453 --- /dev/null +++ b/docs/DSP/html/arm__cmplx__mult__cmplx__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cmplx_mult_cmplx_q15.c File Reference +CMSIS-DSP: arm_cmplx_mult_cmplx_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cmplx_mult_cmplx_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_cmplx_mult_cmplx_q15 (q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t numSamples)
 Q15 complex-by-complex multiplication. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cmplx__mult__cmplx__q31_8c.html b/docs/DSP/html/arm__cmplx__mult__cmplx__q31_8c.html new file mode 100644 index 0000000..bf76ac5 --- /dev/null +++ b/docs/DSP/html/arm__cmplx__mult__cmplx__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cmplx_mult_cmplx_q31.c File Reference +CMSIS-DSP: arm_cmplx_mult_cmplx_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cmplx_mult_cmplx_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_cmplx_mult_cmplx_q31 (q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t numSamples)
 Q31 complex-by-complex multiplication. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cmplx__mult__real__f32_8c.html b/docs/DSP/html/arm__cmplx__mult__real__f32_8c.html new file mode 100644 index 0000000..2551556 --- /dev/null +++ b/docs/DSP/html/arm__cmplx__mult__real__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cmplx_mult_real_f32.c File Reference +CMSIS-DSP: arm_cmplx_mult_real_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cmplx_mult_real_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_cmplx_mult_real_f32 (float32_t *pSrcCmplx, float32_t *pSrcReal, float32_t *pCmplxDst, uint32_t numSamples)
 Floating-point complex-by-real multiplication. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cmplx__mult__real__q15_8c.html b/docs/DSP/html/arm__cmplx__mult__real__q15_8c.html new file mode 100644 index 0000000..07ba3b9 --- /dev/null +++ b/docs/DSP/html/arm__cmplx__mult__real__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cmplx_mult_real_q15.c File Reference +CMSIS-DSP: arm_cmplx_mult_real_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cmplx_mult_real_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_cmplx_mult_real_q15 (q15_t *pSrcCmplx, q15_t *pSrcReal, q15_t *pCmplxDst, uint32_t numSamples)
 Q15 complex-by-real multiplication. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cmplx__mult__real__q31_8c.html b/docs/DSP/html/arm__cmplx__mult__real__q31_8c.html new file mode 100644 index 0000000..98fa1d9 --- /dev/null +++ b/docs/DSP/html/arm__cmplx__mult__real__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cmplx_mult_real_q31.c File Reference +CMSIS-DSP: arm_cmplx_mult_real_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cmplx_mult_real_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_cmplx_mult_real_q31 (q31_t *pSrcCmplx, q31_t *pSrcReal, q31_t *pCmplxDst, uint32_t numSamples)
 Q31 complex-by-real multiplication. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__common__tables_8c.html b/docs/DSP/html/arm__common__tables_8c.html new file mode 100644 index 0000000..69a0491 --- /dev/null +++ b/docs/DSP/html/arm__common__tables_8c.html @@ -0,0 +1,695 @@ + + + + + +arm_common_tables.c File Reference +CMSIS-DSP: arm_common_tables.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
arm_common_tables.c File Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Variables

const uint16_t armBitRevTable [1024]
 
const float32_t twiddleCoef_16 [32]
 
const float32_t twiddleCoef_32 [64]
 
const float32_t twiddleCoef_64 [128]
 
const float32_t twiddleCoef_128 [256]
 
const float32_t twiddleCoef_256 [512]
 
const float32_t twiddleCoef_512 [1024]
 
const float32_t twiddleCoef_1024 [2048]
 
const float32_t twiddleCoef_2048 [4096]
 
const float32_t twiddleCoef_4096 [8192]
 
const q31_t twiddleCoef_16_q31 [24]
 
const q31_t twiddleCoef_32_q31 [48]
 
const q31_t twiddleCoef_64_q31 [96]
 
const q31_t twiddleCoef_128_q31 [192]
 
const q31_t twiddleCoef_256_q31 [384]
 
const q31_t twiddleCoef_512_q31 [768]
 
const q31_t twiddleCoef_1024_q31 [1536]
 
const q31_t twiddleCoef_2048_q31 [3072]
 
const q31_t twiddleCoef_4096_q31 [6144]
 
const q15_t twiddleCoef_16_q15 [24]
 
const q15_t twiddleCoef_32_q15 [48]
 
const q15_t twiddleCoef_64_q15 [96]
 
const q15_t twiddleCoef_128_q15 [192]
 
const q15_t twiddleCoef_256_q15 [384]
 
const q15_t twiddleCoef_512_q15 [768]
 
const q15_t twiddleCoef_1024_q15 [1536]
 
const q15_t twiddleCoef_2048_q15 [3072]
 
const q15_t twiddleCoef_4096_q15 [6144]
 
const q15_t ALIGN4 armRecipTableQ15 [64]
 
const q31_t armRecipTableQ31 [64]
 
const uint16_t armBitRevIndexTable16 [ARMBITREVINDEXTABLE_16_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable32 [ARMBITREVINDEXTABLE_32_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable64 [ARMBITREVINDEXTABLE_64_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable128 [ARMBITREVINDEXTABLE_128_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable256 [ARMBITREVINDEXTABLE_256_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable512 [ARMBITREVINDEXTABLE_512_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable1024 [ARMBITREVINDEXTABLE_1024_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable2048 [ARMBITREVINDEXTABLE_2048_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable4096 [ARMBITREVINDEXTABLE_4096_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable_fixed_16 [ARMBITREVINDEXTABLE_FIXED_16_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable_fixed_32 [ARMBITREVINDEXTABLE_FIXED_32_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable_fixed_64 [ARMBITREVINDEXTABLE_FIXED_64_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable_fixed_128 [ARMBITREVINDEXTABLE_FIXED_128_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable_fixed_256 [ARMBITREVINDEXTABLE_FIXED_256_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable_fixed_512 [ARMBITREVINDEXTABLE_FIXED_512_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable_fixed_1024 [ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable_fixed_2048 [ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable_fixed_4096 [ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH]
 
const float32_t twiddleCoef_rfft_32 [32]
 
const float32_t twiddleCoef_rfft_64 [64]
 
const float32_t twiddleCoef_rfft_128 [128]
 
const float32_t twiddleCoef_rfft_256 [256]
 
const float32_t twiddleCoef_rfft_512 [512]
 
const float32_t twiddleCoef_rfft_1024 [1024]
 
const float32_t twiddleCoef_rfft_2048 [2048]
 
const float32_t twiddleCoef_rfft_4096 [4096]
 
const float32_t sinTable_f32 [FAST_MATH_TABLE_SIZE+1]
 
const q31_t sinTable_q31 [FAST_MATH_TABLE_SIZE+1]
 
const q15_t sinTable_q15 [FAST_MATH_TABLE_SIZE+1]
 
+

Variable Documentation

+ +
+
+ + + + +
const uint16_t armBitRevIndexTable1024[ARMBITREVINDEXTABLE_1024_TABLE_LENGTH]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable128[ARMBITREVINDEXTABLE_128_TABLE_LENGTH]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable16[ARMBITREVINDEXTABLE_16_TABLE_LENGTH]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable2048[ARMBITREVINDEXTABLE_2048_TABLE_LENGTH]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable256[ARMBITREVINDEXTABLE_256_TABLE_LENGTH]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable32[ARMBITREVINDEXTABLE_32_TABLE_LENGTH]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable4096[ARMBITREVINDEXTABLE_4096_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable512[ARMBITREVINDEXTABLE_512_TABLE_LENGTH]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable64[ARMBITREVINDEXTABLE_64_TABLE_LENGTH]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable_fixed_1024[ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable_fixed_128[ARMBITREVINDEXTABLE_FIXED_128_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable_fixed_16[ARMBITREVINDEXTABLE_FIXED_16_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable_fixed_2048[ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable_fixed_256[ARMBITREVINDEXTABLE_FIXED_256_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable_fixed_32[ARMBITREVINDEXTABLE_FIXED_32_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable_fixed_4096[ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable_fixed_512[ARMBITREVINDEXTABLE_FIXED_512_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable_fixed_64[ARMBITREVINDEXTABLE_FIXED_64_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const q15_t ALIGN4 armRecipTableQ15[64]
+
+

end of CFFT_CIFFT group

+ +

Referenced by arm_lms_norm_init_q15().

+ +
+
+ +
+
+ + + + +
const q31_t armRecipTableQ31[64]
+
+ +

Referenced by arm_lms_norm_init_q31().

+ +
+
+ +
+
+ + + + +
const float32_t sinTable_f32[FAST_MATH_TABLE_SIZE+1]
+
+
Example code for the generation of the floating-point sine table: 
+tableSize = 512;
+for(n = 0; n < (tableSize + 1); n++)
+{
+     sinTable[n]=sin(2*pi*n/tableSize);
+}
+
where pi value is 3.14159265358979
+ +

Referenced by arm_cos_f32(), arm_sin_cos_f32(), and arm_sin_f32().

+ +
+
+ +
+
+ + + + +
const q15_t sinTable_q15[FAST_MATH_TABLE_SIZE+1]
+
+
Table values are in Q15 (1.15 fixed-point format) and generation is done in three steps. First, generate sin values in floating point: 
+tableSize = 512;
+for(n = 0; n < (tableSize + 1); n++)
+{
+     sinTable[n]= sin(2*pi*n/tableSize);
+}
where pi value is 3.14159265358979
+
Second, convert floating-point to Q15 (Fixed point): (sinTable[i] * pow(2, 15))
+
Finally, round to the nearest integer value: sinTable[i] += (sinTable[i] > 0 ? 0.5 :-0.5);
+ +

Referenced by arm_cos_q15(), and arm_sin_q15().

+ +
+
+ +
+
+ + + + +
const q31_t sinTable_q31[FAST_MATH_TABLE_SIZE+1]
+
+
Table values are in Q31 (1.31 fixed-point format) and generation is done in three steps. First, generate sin values in floating point: 
+tableSize = 512;
+for(n = 0; n < (tableSize + 1); n++)
+{
+     sinTable[n]= sin(2*pi*n/tableSize);
+}
where pi value is 3.14159265358979
+
Second, convert floating-point to Q31 (Fixed point): (sinTable[i] * pow(2, 31))
+
Finally, round to the nearest integer value: sinTable[i] += (sinTable[i] > 0 ? 0.5 :-0.5);
+ +

Referenced by arm_cos_q31(), arm_sin_cos_q31(), and arm_sin_q31().

+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_rfft_1024[1024]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_rfft_128[128]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_rfft_2048[2048]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_rfft_256[256]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_rfft_32[32]
+
+
Example code for Floating-point RFFT Twiddle factors Generation:
+
TW = exp(2*pi*i*[0:L/2-1]/L - pi/2*i).'
+
Real and Imag values are in interleaved fashion
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_rfft_4096[4096]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_rfft_512[512]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_rfft_64[64]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__common__tables_8h.html b/docs/DSP/html/arm__common__tables_8h.html new file mode 100644 index 0000000..7e7f24d --- /dev/null +++ b/docs/DSP/html/arm__common__tables_8h.html @@ -0,0 +1,984 @@ + + + + + +arm_common_tables.h File Reference +CMSIS-DSP: arm_common_tables.h File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Macros | +Variables
+
+
arm_common_tables.h File Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Macros

#define twiddleCoef
 
#define ARMBITREVINDEXTABLE_16_TABLE_LENGTH
 
#define ARMBITREVINDEXTABLE_32_TABLE_LENGTH
 
#define ARMBITREVINDEXTABLE_64_TABLE_LENGTH
 
#define ARMBITREVINDEXTABLE_128_TABLE_LENGTH
 
#define ARMBITREVINDEXTABLE_256_TABLE_LENGTH
 
#define ARMBITREVINDEXTABLE_512_TABLE_LENGTH
 
#define ARMBITREVINDEXTABLE_1024_TABLE_LENGTH
 
#define ARMBITREVINDEXTABLE_2048_TABLE_LENGTH
 
#define ARMBITREVINDEXTABLE_4096_TABLE_LENGTH
 
#define ARMBITREVINDEXTABLE_FIXED_16_TABLE_LENGTH
 
#define ARMBITREVINDEXTABLE_FIXED_32_TABLE_LENGTH
 
#define ARMBITREVINDEXTABLE_FIXED_64_TABLE_LENGTH
 
#define ARMBITREVINDEXTABLE_FIXED_128_TABLE_LENGTH
 
#define ARMBITREVINDEXTABLE_FIXED_256_TABLE_LENGTH
 
#define ARMBITREVINDEXTABLE_FIXED_512_TABLE_LENGTH
 
#define ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
 
#define ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
 
#define ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
 
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Variables

const uint16_t armBitRevTable [1024]
 
const q15_t armRecipTableQ15 [64]
 
const q31_t armRecipTableQ31 [64]
 
const float32_t twiddleCoef_16 [32]
 
const float32_t twiddleCoef_32 [64]
 
const float32_t twiddleCoef_64 [128]
 
const float32_t twiddleCoef_128 [256]
 
const float32_t twiddleCoef_256 [512]
 
const float32_t twiddleCoef_512 [1024]
 
const float32_t twiddleCoef_1024 [2048]
 
const float32_t twiddleCoef_2048 [4096]
 
const float32_t twiddleCoef_4096 [8192]
 
const q31_t twiddleCoef_16_q31 [24]
 
const q31_t twiddleCoef_32_q31 [48]
 
const q31_t twiddleCoef_64_q31 [96]
 
const q31_t twiddleCoef_128_q31 [192]
 
const q31_t twiddleCoef_256_q31 [384]
 
const q31_t twiddleCoef_512_q31 [768]
 
const q31_t twiddleCoef_1024_q31 [1536]
 
const q31_t twiddleCoef_2048_q31 [3072]
 
const q31_t twiddleCoef_4096_q31 [6144]
 
const q15_t twiddleCoef_16_q15 [24]
 
const q15_t twiddleCoef_32_q15 [48]
 
const q15_t twiddleCoef_64_q15 [96]
 
const q15_t twiddleCoef_128_q15 [192]
 
const q15_t twiddleCoef_256_q15 [384]
 
const q15_t twiddleCoef_512_q15 [768]
 
const q15_t twiddleCoef_1024_q15 [1536]
 
const q15_t twiddleCoef_2048_q15 [3072]
 
const q15_t twiddleCoef_4096_q15 [6144]
 
const float32_t twiddleCoef_rfft_32 [32]
 
const float32_t twiddleCoef_rfft_64 [64]
 
const float32_t twiddleCoef_rfft_128 [128]
 
const float32_t twiddleCoef_rfft_256 [256]
 
const float32_t twiddleCoef_rfft_512 [512]
 
const float32_t twiddleCoef_rfft_1024 [1024]
 
const float32_t twiddleCoef_rfft_2048 [2048]
 
const float32_t twiddleCoef_rfft_4096 [4096]
 
const uint16_t armBitRevIndexTable16 [ARMBITREVINDEXTABLE_16_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable32 [ARMBITREVINDEXTABLE_32_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable64 [ARMBITREVINDEXTABLE_64_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable128 [ARMBITREVINDEXTABLE_128_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable256 [ARMBITREVINDEXTABLE_256_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable512 [ARMBITREVINDEXTABLE_512_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable1024 [ARMBITREVINDEXTABLE_1024_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable2048 [ARMBITREVINDEXTABLE_2048_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable4096 [ARMBITREVINDEXTABLE_4096_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable_fixed_16 [ARMBITREVINDEXTABLE_FIXED_16_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable_fixed_32 [ARMBITREVINDEXTABLE_FIXED_32_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable_fixed_64 [ARMBITREVINDEXTABLE_FIXED_64_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable_fixed_128 [ARMBITREVINDEXTABLE_FIXED_128_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable_fixed_256 [ARMBITREVINDEXTABLE_FIXED_256_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable_fixed_512 [ARMBITREVINDEXTABLE_FIXED_512_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable_fixed_1024 [ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable_fixed_2048 [ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH]
 
const uint16_t armBitRevIndexTable_fixed_4096 [ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH]
 
const float32_t sinTable_f32 [FAST_MATH_TABLE_SIZE+1]
 
const q31_t sinTable_q31 [FAST_MATH_TABLE_SIZE+1]
 
const q15_t sinTable_q15 [FAST_MATH_TABLE_SIZE+1]
 
+

Macro Definition Documentation

+ +
+
+ + + + +
#define ARMBITREVINDEXTABLE_1024_TABLE_LENGTH
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
#define ARMBITREVINDEXTABLE_128_TABLE_LENGTH
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
#define ARMBITREVINDEXTABLE_16_TABLE_LENGTH
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
#define ARMBITREVINDEXTABLE_2048_TABLE_LENGTH
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
#define ARMBITREVINDEXTABLE_256_TABLE_LENGTH
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
#define ARMBITREVINDEXTABLE_32_TABLE_LENGTH
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
#define ARMBITREVINDEXTABLE_4096_TABLE_LENGTH
+
+ +
+
+ +
+
+ + + + +
#define ARMBITREVINDEXTABLE_512_TABLE_LENGTH
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
#define ARMBITREVINDEXTABLE_64_TABLE_LENGTH
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
#define ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
+
+ +
+
+ +
+
+ + + + +
#define ARMBITREVINDEXTABLE_FIXED_128_TABLE_LENGTH
+
+ +
+
+ +
+
+ + + + +
#define ARMBITREVINDEXTABLE_FIXED_16_TABLE_LENGTH
+
+ +
+
+ +
+
+ + + + +
#define ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
+
+ +
+
+ +
+
+ + + + +
#define ARMBITREVINDEXTABLE_FIXED_256_TABLE_LENGTH
+
+ +
+
+ +
+
+ + + + +
#define ARMBITREVINDEXTABLE_FIXED_32_TABLE_LENGTH
+
+ +
+
+ +
+
+ + + + +
#define ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
+
+ +
+
+ +
+
+ + + + +
#define ARMBITREVINDEXTABLE_FIXED_512_TABLE_LENGTH
+
+ +
+
+ +
+
+ + + + +
#define ARMBITREVINDEXTABLE_FIXED_64_TABLE_LENGTH
+
+ +
+
+ +
+
+ + + + +
#define twiddleCoef
+
+ +

Referenced by arm_cfft_radix2_init_f32(), and arm_cfft_radix4_init_f32().

+ +
+
+

Variable Documentation

+ +
+
+ + + + +
const uint16_t armBitRevIndexTable1024[ARMBITREVINDEXTABLE_1024_TABLE_LENGTH]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable128[ARMBITREVINDEXTABLE_128_TABLE_LENGTH]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable16[ARMBITREVINDEXTABLE_16_TABLE_LENGTH]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable2048[ARMBITREVINDEXTABLE_2048_TABLE_LENGTH]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable256[ARMBITREVINDEXTABLE_256_TABLE_LENGTH]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable32[ARMBITREVINDEXTABLE_32_TABLE_LENGTH]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable4096[ARMBITREVINDEXTABLE_4096_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable512[ARMBITREVINDEXTABLE_512_TABLE_LENGTH]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable64[ARMBITREVINDEXTABLE_64_TABLE_LENGTH]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable_fixed_1024[ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable_fixed_128[ARMBITREVINDEXTABLE_FIXED_128_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable_fixed_16[ARMBITREVINDEXTABLE_FIXED_16_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable_fixed_2048[ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable_fixed_256[ARMBITREVINDEXTABLE_FIXED_256_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable_fixed_32[ARMBITREVINDEXTABLE_FIXED_32_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable_fixed_4096[ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable_fixed_512[ARMBITREVINDEXTABLE_FIXED_512_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const uint16_t armBitRevIndexTable_fixed_64[ARMBITREVINDEXTABLE_FIXED_64_TABLE_LENGTH]
+
+ +
+
+ +
+
+ + + + +
const q15_t armRecipTableQ15[64]
+
+

end of CFFT_CIFFT group

+ +

Referenced by arm_lms_norm_init_q15().

+ +
+
+ +
+
+ + + + +
const q31_t armRecipTableQ31[64]
+
+ +

Referenced by arm_lms_norm_init_q31().

+ +
+
+ +
+
+ + + + +
const float32_t sinTable_f32[FAST_MATH_TABLE_SIZE+1]
+
+
Example code for the generation of the floating-point sine table: 
+tableSize = 512;
+for(n = 0; n < (tableSize + 1); n++)
+{
+     sinTable[n]=sin(2*pi*n/tableSize);
+}
+
where pi value is 3.14159265358979
+ +

Referenced by arm_cos_f32(), arm_sin_cos_f32(), and arm_sin_f32().

+ +
+
+ +
+
+ + + + +
const q15_t sinTable_q15[FAST_MATH_TABLE_SIZE+1]
+
+
Table values are in Q15 (1.15 fixed-point format) and generation is done in three steps. First, generate sin values in floating point: 
+tableSize = 512;
+for(n = 0; n < (tableSize + 1); n++)
+{
+     sinTable[n]= sin(2*pi*n/tableSize);
+}
where pi value is 3.14159265358979
+
Second, convert floating-point to Q15 (Fixed point): (sinTable[i] * pow(2, 15))
+
Finally, round to the nearest integer value: sinTable[i] += (sinTable[i] > 0 ? 0.5 :-0.5);
+ +

Referenced by arm_cos_q15(), and arm_sin_q15().

+ +
+
+ +
+
+ + + + +
const q31_t sinTable_q31[FAST_MATH_TABLE_SIZE+1]
+
+
Table values are in Q31 (1.31 fixed-point format) and generation is done in three steps. First, generate sin values in floating point: 
+tableSize = 512;
+for(n = 0; n < (tableSize + 1); n++)
+{
+     sinTable[n]= sin(2*pi*n/tableSize);
+}
where pi value is 3.14159265358979
+
Second, convert floating-point to Q31 (Fixed point): (sinTable[i] * pow(2, 31))
+
Finally, round to the nearest integer value: sinTable[i] += (sinTable[i] > 0 ? 0.5 :-0.5);
+ +

Referenced by arm_cos_q31(), arm_sin_cos_q31(), and arm_sin_q31().

+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_rfft_1024[1024]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_rfft_128[128]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_rfft_2048[2048]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_rfft_256[256]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_rfft_32[32]
+
+
Example code for Floating-point RFFT Twiddle factors Generation:
+
TW = exp(2*pi*i*[0:L/2-1]/L - pi/2*i).'
+
Real and Imag values are in interleaved fashion
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_rfft_4096[4096]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_rfft_512[512]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_rfft_64[64]
+
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__const__structs_8c.html b/docs/DSP/html/arm__const__structs_8c.html new file mode 100644 index 0000000..ae17524 --- /dev/null +++ b/docs/DSP/html/arm__const__structs_8c.html @@ -0,0 +1,924 @@ + + + + + +arm_const_structs.c File Reference +CMSIS-DSP: arm_const_structs.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
arm_const_structs.c File Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Variables

const arm_cfft_instance_f32 arm_cfft_sR_f32_len16
 
const arm_cfft_instance_f32 arm_cfft_sR_f32_len32
 
const arm_cfft_instance_f32 arm_cfft_sR_f32_len64
 
const arm_cfft_instance_f32 arm_cfft_sR_f32_len128
 
const arm_cfft_instance_f32 arm_cfft_sR_f32_len256
 
const arm_cfft_instance_f32 arm_cfft_sR_f32_len512
 
const arm_cfft_instance_f32 arm_cfft_sR_f32_len1024
 
const arm_cfft_instance_f32 arm_cfft_sR_f32_len2048
 
const arm_cfft_instance_f32 arm_cfft_sR_f32_len4096
 
const arm_cfft_instance_q31 arm_cfft_sR_q31_len16
 
const arm_cfft_instance_q31 arm_cfft_sR_q31_len32
 
const arm_cfft_instance_q31 arm_cfft_sR_q31_len64
 
const arm_cfft_instance_q31 arm_cfft_sR_q31_len128
 
const arm_cfft_instance_q31 arm_cfft_sR_q31_len256
 
const arm_cfft_instance_q31 arm_cfft_sR_q31_len512
 
const arm_cfft_instance_q31 arm_cfft_sR_q31_len1024
 
const arm_cfft_instance_q31 arm_cfft_sR_q31_len2048
 
const arm_cfft_instance_q31 arm_cfft_sR_q31_len4096
 
const arm_cfft_instance_q15 arm_cfft_sR_q15_len16
 
const arm_cfft_instance_q15 arm_cfft_sR_q15_len32
 
const arm_cfft_instance_q15 arm_cfft_sR_q15_len64
 
const arm_cfft_instance_q15 arm_cfft_sR_q15_len128
 
const arm_cfft_instance_q15 arm_cfft_sR_q15_len256
 
const arm_cfft_instance_q15 arm_cfft_sR_q15_len512
 
const arm_cfft_instance_q15 arm_cfft_sR_q15_len1024
 
const arm_cfft_instance_q15 arm_cfft_sR_q15_len2048
 
const arm_cfft_instance_q15 arm_cfft_sR_q15_len4096
 
const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len32
 
const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len64
 
const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len128
 
const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len256
 
const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len512
 
const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len1024
 
const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len2048
 
const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len4096
 
const q31_t realCoefAQ31 [8192]
 
const q31_t realCoefBQ31 [8192]
 
const arm_rfft_instance_q31 arm_rfft_sR_q31_len32
 
const arm_rfft_instance_q31 arm_rfft_sR_q31_len64
 
const arm_rfft_instance_q31 arm_rfft_sR_q31_len128
 
const arm_rfft_instance_q31 arm_rfft_sR_q31_len256
 
const arm_rfft_instance_q31 arm_rfft_sR_q31_len512
 
const arm_rfft_instance_q31 arm_rfft_sR_q31_len1024
 
const arm_rfft_instance_q31 arm_rfft_sR_q31_len2048
 
const arm_rfft_instance_q31 arm_rfft_sR_q31_len4096
 
const arm_rfft_instance_q31 arm_rfft_sR_q31_len8192
 
const q15_t realCoefAQ15 [8192]
 
const q15_t realCoefBQ15 [8192]
 
const arm_rfft_instance_q15 arm_rfft_sR_q15_len32
 
const arm_rfft_instance_q15 arm_rfft_sR_q15_len64
 
const arm_rfft_instance_q15 arm_rfft_sR_q15_len128
 
const arm_rfft_instance_q15 arm_rfft_sR_q15_len256
 
const arm_rfft_instance_q15 arm_rfft_sR_q15_len512
 
const arm_rfft_instance_q15 arm_rfft_sR_q15_len1024
 
const arm_rfft_instance_q15 arm_rfft_sR_q15_len2048
 
const arm_rfft_instance_q15 arm_rfft_sR_q15_len4096
 
const arm_rfft_instance_q15 arm_rfft_sR_q15_len8192
 
+

Variable Documentation

+ +
+
+ + + + +
const arm_cfft_instance_f32 arm_cfft_sR_f32_len1024
+
+ +

Referenced by main().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_f32 arm_cfft_sR_f32_len128
+
+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_f32 arm_cfft_sR_f32_len16
+
+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_f32 arm_cfft_sR_f32_len2048
+
+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_f32 arm_cfft_sR_f32_len256
+
+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_f32 arm_cfft_sR_f32_len32
+
+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_f32 arm_cfft_sR_f32_len4096
+
+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_f32 arm_cfft_sR_f32_len512
+
+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_f32 arm_cfft_sR_f32_len64
+
+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q15 arm_cfft_sR_q15_len1024
+
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q15 arm_cfft_sR_q15_len128
+
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q15 arm_cfft_sR_q15_len16
+
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q15 arm_cfft_sR_q15_len2048
+
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q15 arm_cfft_sR_q15_len256
+
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q15 arm_cfft_sR_q15_len32
+
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q15 arm_cfft_sR_q15_len4096
+
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q15 arm_cfft_sR_q15_len512
+
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q15 arm_cfft_sR_q15_len64
+
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q31 arm_cfft_sR_q31_len1024
+
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q31 arm_cfft_sR_q31_len128
+
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q31 arm_cfft_sR_q31_len16
+
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q31 arm_cfft_sR_q31_len2048
+
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q31 arm_cfft_sR_q31_len256
+
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q31 arm_cfft_sR_q31_len32
+
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q31 arm_cfft_sR_q31_len4096
+
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q31 arm_cfft_sR_q31_len512
+
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q31 arm_cfft_sR_q31_len64
+
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+ +
+
+ + + + +
const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len1024
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len128
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len2048
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len256
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len32
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len4096
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len512
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len64
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_instance_q15 arm_rfft_sR_q15_len1024
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_instance_q15 arm_rfft_sR_q15_len128
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_instance_q15 arm_rfft_sR_q15_len2048
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_instance_q15 arm_rfft_sR_q15_len256
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_instance_q15 arm_rfft_sR_q15_len32
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_instance_q15 arm_rfft_sR_q15_len4096
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_instance_q15 arm_rfft_sR_q15_len512
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_instance_q15 arm_rfft_sR_q15_len64
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_instance_q15 arm_rfft_sR_q15_len8192
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_instance_q31 arm_rfft_sR_q31_len1024
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_instance_q31 arm_rfft_sR_q31_len128
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_instance_q31 arm_rfft_sR_q31_len2048
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_instance_q31 arm_rfft_sR_q31_len256
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_instance_q31 arm_rfft_sR_q31_len32
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_instance_q31 arm_rfft_sR_q31_len4096
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_instance_q31 arm_rfft_sR_q31_len512
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_instance_q31 arm_rfft_sR_q31_len64
+
+ +
+
+ +
+
+ + + + +
const arm_rfft_instance_q31 arm_rfft_sR_q31_len8192
+
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__const__structs_8h.html b/docs/DSP/html/arm__const__structs_8h.html new file mode 100644 index 0000000..00469b7 --- /dev/null +++ b/docs/DSP/html/arm__const__structs_8h.html @@ -0,0 +1,553 @@ + + + + + +arm_const_structs.h File Reference +CMSIS-DSP: arm_const_structs.h File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
arm_const_structs.h File Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Variables

const arm_cfft_instance_f32 arm_cfft_sR_f32_len16
 
const arm_cfft_instance_f32 arm_cfft_sR_f32_len32
 
const arm_cfft_instance_f32 arm_cfft_sR_f32_len64
 
const arm_cfft_instance_f32 arm_cfft_sR_f32_len128
 
const arm_cfft_instance_f32 arm_cfft_sR_f32_len256
 
const arm_cfft_instance_f32 arm_cfft_sR_f32_len512
 
const arm_cfft_instance_f32 arm_cfft_sR_f32_len1024
 
const arm_cfft_instance_f32 arm_cfft_sR_f32_len2048
 
const arm_cfft_instance_f32 arm_cfft_sR_f32_len4096
 
const arm_cfft_instance_q31 arm_cfft_sR_q31_len16
 
const arm_cfft_instance_q31 arm_cfft_sR_q31_len32
 
const arm_cfft_instance_q31 arm_cfft_sR_q31_len64
 
const arm_cfft_instance_q31 arm_cfft_sR_q31_len128
 
const arm_cfft_instance_q31 arm_cfft_sR_q31_len256
 
const arm_cfft_instance_q31 arm_cfft_sR_q31_len512
 
const arm_cfft_instance_q31 arm_cfft_sR_q31_len1024
 
const arm_cfft_instance_q31 arm_cfft_sR_q31_len2048
 
const arm_cfft_instance_q31 arm_cfft_sR_q31_len4096
 
const arm_cfft_instance_q15 arm_cfft_sR_q15_len16
 
const arm_cfft_instance_q15 arm_cfft_sR_q15_len32
 
const arm_cfft_instance_q15 arm_cfft_sR_q15_len64
 
const arm_cfft_instance_q15 arm_cfft_sR_q15_len128
 
const arm_cfft_instance_q15 arm_cfft_sR_q15_len256
 
const arm_cfft_instance_q15 arm_cfft_sR_q15_len512
 
const arm_cfft_instance_q15 arm_cfft_sR_q15_len1024
 
const arm_cfft_instance_q15 arm_cfft_sR_q15_len2048
 
const arm_cfft_instance_q15 arm_cfft_sR_q15_len4096
 
+

Variable Documentation

+ +
+
+ + + + +
const arm_cfft_instance_f32 arm_cfft_sR_f32_len1024
+
+
Examples:
arm_fft_bin_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_f32 arm_cfft_sR_f32_len128
+
+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_f32 arm_cfft_sR_f32_len16
+
+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_f32 arm_cfft_sR_f32_len2048
+
+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_f32 arm_cfft_sR_f32_len256
+
+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_f32 arm_cfft_sR_f32_len32
+
+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_f32 arm_cfft_sR_f32_len4096
+
+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_f32 arm_cfft_sR_f32_len512
+
+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_f32 arm_cfft_sR_f32_len64
+
+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q15 arm_cfft_sR_q15_len1024
+
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q15 arm_cfft_sR_q15_len128
+
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q15 arm_cfft_sR_q15_len16
+
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q15 arm_cfft_sR_q15_len2048
+
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q15 arm_cfft_sR_q15_len256
+
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q15 arm_cfft_sR_q15_len32
+
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q15 arm_cfft_sR_q15_len4096
+
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q15 arm_cfft_sR_q15_len512
+
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q15 arm_cfft_sR_q15_len64
+
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q31 arm_cfft_sR_q31_len1024
+
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q31 arm_cfft_sR_q31_len128
+
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q31 arm_cfft_sR_q31_len16
+
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q31 arm_cfft_sR_q31_len2048
+
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q31 arm_cfft_sR_q31_len256
+
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q31 arm_cfft_sR_q31_len32
+
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q31 arm_cfft_sR_q31_len4096
+
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q31 arm_cfft_sR_q31_len512
+
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+ +
+
+ + + + +
const arm_cfft_instance_q31 arm_cfft_sR_q31_len64
+
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__conv__f32_8c.html b/docs/DSP/html/arm__conv__f32_8c.html new file mode 100644 index 0000000..186e9fc --- /dev/null +++ b/docs/DSP/html/arm__conv__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_conv_f32.c File Reference +CMSIS-DSP: arm_conv_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_conv_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_conv_f32 (float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst)
 Convolution of floating-point sequences. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__conv__fast__opt__q15_8c.html b/docs/DSP/html/arm__conv__fast__opt__q15_8c.html new file mode 100644 index 0000000..6fd1811 --- /dev/null +++ b/docs/DSP/html/arm__conv__fast__opt__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_conv_fast_opt_q15.c File Reference +CMSIS-DSP: arm_conv_fast_opt_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_conv_fast_opt_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_conv_fast_opt_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch1, q15_t *pScratch2)
 Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__conv__fast__q15_8c.html b/docs/DSP/html/arm__conv__fast__q15_8c.html new file mode 100644 index 0000000..32777f2 --- /dev/null +++ b/docs/DSP/html/arm__conv__fast__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_conv_fast_q15.c File Reference +CMSIS-DSP: arm_conv_fast_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_conv_fast_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_conv_fast_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst)
 Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__conv__fast__q31_8c.html b/docs/DSP/html/arm__conv__fast__q31_8c.html new file mode 100644 index 0000000..5329560 --- /dev/null +++ b/docs/DSP/html/arm__conv__fast__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_conv_fast_q31.c File Reference +CMSIS-DSP: arm_conv_fast_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_conv_fast_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_conv_fast_q31 (q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst)
 Convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__conv__opt__q15_8c.html b/docs/DSP/html/arm__conv__opt__q15_8c.html new file mode 100644 index 0000000..f758d89 --- /dev/null +++ b/docs/DSP/html/arm__conv__opt__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_conv_opt_q15.c File Reference +CMSIS-DSP: arm_conv_opt_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_conv_opt_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_conv_opt_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch1, q15_t *pScratch2)
 Convolution of Q15 sequences. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__conv__opt__q7_8c.html b/docs/DSP/html/arm__conv__opt__q7_8c.html new file mode 100644 index 0000000..4d54880 --- /dev/null +++ b/docs/DSP/html/arm__conv__opt__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_conv_opt_q7.c File Reference +CMSIS-DSP: arm_conv_opt_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_conv_opt_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_conv_opt_q7 (q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, q15_t *pScratch1, q15_t *pScratch2)
 Convolution of Q7 sequences. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__conv__partial__f32_8c.html b/docs/DSP/html/arm__conv__partial__f32_8c.html new file mode 100644 index 0000000..1987580 --- /dev/null +++ b/docs/DSP/html/arm__conv__partial__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_conv_partial_f32.c File Reference +CMSIS-DSP: arm_conv_partial_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_conv_partial_f32.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_conv_partial_f32 (float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst, uint32_t firstIndex, uint32_t numPoints)
 Partial convolution of floating-point sequences. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__conv__partial__fast__opt__q15_8c.html b/docs/DSP/html/arm__conv__partial__fast__opt__q15_8c.html new file mode 100644 index 0000000..715debc --- /dev/null +++ b/docs/DSP/html/arm__conv__partial__fast__opt__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_conv_partial_fast_opt_q15.c File Reference +CMSIS-DSP: arm_conv_partial_fast_opt_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_conv_partial_fast_opt_q15.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_conv_partial_fast_opt_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2)
 Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__conv__partial__fast__q15_8c.html b/docs/DSP/html/arm__conv__partial__fast__q15_8c.html new file mode 100644 index 0000000..34406c9 --- /dev/null +++ b/docs/DSP/html/arm__conv__partial__fast__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_conv_partial_fast_q15.c File Reference +CMSIS-DSP: arm_conv_partial_fast_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_conv_partial_fast_q15.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_conv_partial_fast_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints)
 Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__conv__partial__fast__q31_8c.html b/docs/DSP/html/arm__conv__partial__fast__q31_8c.html new file mode 100644 index 0000000..512d019 --- /dev/null +++ b/docs/DSP/html/arm__conv__partial__fast__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_conv_partial_fast_q31.c File Reference +CMSIS-DSP: arm_conv_partial_fast_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_conv_partial_fast_q31.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_conv_partial_fast_q31 (q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst, uint32_t firstIndex, uint32_t numPoints)
 Partial convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__conv__partial__opt__q15_8c.html b/docs/DSP/html/arm__conv__partial__opt__q15_8c.html new file mode 100644 index 0000000..772eacd --- /dev/null +++ b/docs/DSP/html/arm__conv__partial__opt__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_conv_partial_opt_q15.c File Reference +CMSIS-DSP: arm_conv_partial_opt_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_conv_partial_opt_q15.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_conv_partial_opt_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2)
 Partial convolution of Q15 sequences. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__conv__partial__opt__q7_8c.html b/docs/DSP/html/arm__conv__partial__opt__q7_8c.html new file mode 100644 index 0000000..fde0313 --- /dev/null +++ b/docs/DSP/html/arm__conv__partial__opt__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_conv_partial_opt_q7.c File Reference +CMSIS-DSP: arm_conv_partial_opt_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_conv_partial_opt_q7.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_conv_partial_opt_q7 (q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2)
 Partial convolution of Q7 sequences. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__conv__partial__q15_8c.html b/docs/DSP/html/arm__conv__partial__q15_8c.html new file mode 100644 index 0000000..530d313 --- /dev/null +++ b/docs/DSP/html/arm__conv__partial__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_conv_partial_q15.c File Reference +CMSIS-DSP: arm_conv_partial_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_conv_partial_q15.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_conv_partial_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints)
 Partial convolution of Q15 sequences. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__conv__partial__q31_8c.html b/docs/DSP/html/arm__conv__partial__q31_8c.html new file mode 100644 index 0000000..b6c3432 --- /dev/null +++ b/docs/DSP/html/arm__conv__partial__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_conv_partial_q31.c File Reference +CMSIS-DSP: arm_conv_partial_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_conv_partial_q31.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_conv_partial_q31 (q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst, uint32_t firstIndex, uint32_t numPoints)
 Partial convolution of Q31 sequences. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__conv__partial__q7_8c.html b/docs/DSP/html/arm__conv__partial__q7_8c.html new file mode 100644 index 0000000..068ed65 --- /dev/null +++ b/docs/DSP/html/arm__conv__partial__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_conv_partial_q7.c File Reference +CMSIS-DSP: arm_conv_partial_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_conv_partial_q7.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_conv_partial_q7 (q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, uint32_t firstIndex, uint32_t numPoints)
 Partial convolution of Q7 sequences. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__conv__q15_8c.html b/docs/DSP/html/arm__conv__q15_8c.html new file mode 100644 index 0000000..bbca39c --- /dev/null +++ b/docs/DSP/html/arm__conv__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_conv_q15.c File Reference +CMSIS-DSP: arm_conv_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_conv_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_conv_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst)
 Convolution of Q15 sequences. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__conv__q31_8c.html b/docs/DSP/html/arm__conv__q31_8c.html new file mode 100644 index 0000000..e541792 --- /dev/null +++ b/docs/DSP/html/arm__conv__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_conv_q31.c File Reference +CMSIS-DSP: arm_conv_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_conv_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_conv_q31 (q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst)
 Convolution of Q31 sequences. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__conv__q7_8c.html b/docs/DSP/html/arm__conv__q7_8c.html new file mode 100644 index 0000000..22ea1fa --- /dev/null +++ b/docs/DSP/html/arm__conv__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_conv_q7.c File Reference +CMSIS-DSP: arm_conv_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_conv_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_conv_q7 (q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst)
 Convolution of Q7 sequences. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__convolution__example_2Abstract_8txt.html b/docs/DSP/html/arm__convolution__example_2Abstract_8txt.html new file mode 100644 index 0000000..2accde2 --- /dev/null +++ b/docs/DSP/html/arm__convolution__example_2Abstract_8txt.html @@ -0,0 +1,168 @@ + + + + + +Abstract.txt File Reference +CMSIS-DSP: Abstract.txt File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
Abstract.txt File Reference
+
+
+ + + + + + +

+Variables

CMSIS DSP_Lib example
+arm_convolution_example for
+Cortex 		M0
 
CMSIS DSP_Lib example
+arm_convolution_example for
+Cortex Cortex 		M3
 
+

Variable Documentation

+ +
+
+ + + + +
CMSIS DSP_Lib example arm_convolution_example for Cortex M0
+
+ +
+
+ +
+
+ + + + +
CMSIS DSP_Lib example arm_convolution_example for Cortex Cortex M3
+
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__convolution__example_2math__helper_8c.html b/docs/DSP/html/arm__convolution__example_2math__helper_8c.html new file mode 100644 index 0000000..60d6fa5 --- /dev/null +++ b/docs/DSP/html/arm__convolution__example_2math__helper_8c.html @@ -0,0 +1,760 @@ + + + + + +math_helper.c File Reference +CMSIS-DSP: math_helper.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_convolution_example/math_helper.c File Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

float arm_snr_f32 (float *pRef, float *pTest, uint32_t buffSize)
 Caluclation of SNR. More...
 
void arm_provide_guard_bits_q15 (q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_float_to_q12_20 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed in q12.20 format. More...
 
uint32_t arm_compare_fixed_q15 (q15_t *pIn, q15_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
uint32_t arm_compare_fixed_q31 (q31_t *pIn, q31_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
void arm_provide_guard_bits_q31 (q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_provide_guard_bits_q7 (q7_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
uint32_t arm_calc_guard_bits (uint32_t num_adds)
 Caluclates number of guard bits. More...
 
void arm_apply_guard_bits (float32_t *pIn, uint32_t numSamples, uint32_t guard_bits)
 Apply guard bits to buffer. More...
 
uint32_t arm_calc_2pow (uint32_t numShifts)
 Calculates pow(2, numShifts) More...
 
void arm_float_to_q14 (float *pIn, q15_t *pOut, uint32_t numSamples)
 Converts float to fixed q14. More...
 
void arm_float_to_q30 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_float_to_q29 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_float_to_q28 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q28 format. More...
 
void arm_clip_f32 (float *pIn, uint32_t numSamples)
 Clip the float values to +/- 1. More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_apply_guard_bits (float32_t * pIn,
uint32_t numSamples,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]pInpointer to input buffer
[in]numSamplesnumber of samples in the input buffer
[in]guard_bitsguard bits
+
+
+
Returns
none
+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_2pow (uint32_t numShifts)
+
+
Parameters
+ + +
[in]numShiftsnumber of shifts
+
+
+
Returns
pow(2, numShifts)
+ +

Referenced by arm_apply_guard_bits().

+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_guard_bits (uint32_t num_adds)
+
+
Parameters
+ + +
[in]num_addsnumber of additions
+
+
+
Returns
guard bits The function Caluclates the number of guard bits depending on the numtaps
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_clip_f32 (float * pIn,
uint32_t numSamples 
)
+
+
Parameters
+ + + +
[in,out]pIninput buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q15 (q15_t * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q31 (q31_t * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q12_20 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to outputbuffer
[in]numSamplesnumber of samples in the input buffer
+
+
+
Returns
none The function converts floating point values to fixed point(q12.20) values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q14 (float * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q28 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q29 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q30 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q15 (q15_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q31 (q31_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q7 (q7_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
float arm_snr_f32 (float * pRef,
float * pTest,
uint32_t buffSize 
)
+
+
Parameters
+ + + + +
[in]pRefPointer to the reference buffer
[in]pTestPointer to the test buffer
[in]buffSizetotal number of samples
+
+
+
Returns
SNR The function Caluclates signal to noise ratio for the reference output and test output
+
Examples:
arm_convolution_example_f32.c, arm_fir_example_f32.c, arm_graphic_equalizer_example_q31.c, arm_linear_interp_example_f32.c, and arm_matrix_example_f32.c.
+
+

Referenced by main().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__convolution__example_2math__helper_8h.html b/docs/DSP/html/arm__convolution__example_2math__helper_8h.html new file mode 100644 index 0000000..ecfc5c4 --- /dev/null +++ b/docs/DSP/html/arm__convolution__example_2math__helper_8h.html @@ -0,0 +1,709 @@ + + + + + +math_helper.h File Reference +CMSIS-DSP: math_helper.h File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_convolution_example/math_helper.h File Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

float arm_snr_f32 (float *pRef, float *pTest, uint32_t buffSize)
 Caluclation of SNR. More...
 
void arm_float_to_q12_20 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed in q12.20 format. More...
 
void arm_provide_guard_bits_q15 (q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_provide_guard_bits_q31 (q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_float_to_q14 (float *pIn, q15_t *pOut, uint32_t numSamples)
 Converts float to fixed q14. More...
 
void arm_float_to_q29 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_float_to_q28 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q28 format. More...
 
void arm_float_to_q30 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_clip_f32 (float *pIn, uint32_t numSamples)
 Clip the float values to +/- 1. More...
 
uint32_t arm_calc_guard_bits (uint32_t num_adds)
 Caluclates number of guard bits. More...
 
void arm_apply_guard_bits (float32_t *pIn, uint32_t numSamples, uint32_t guard_bits)
 Apply guard bits to buffer. More...
 
uint32_t arm_compare_fixed_q15 (q15_t *pIn, q15_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
uint32_t arm_compare_fixed_q31 (q31_t *pIn, q31_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
uint32_t arm_calc_2pow (uint32_t guard_bits)
 Calculates pow(2, numShifts) More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_apply_guard_bits (float32_t * pIn,
uint32_t numSamples,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]pInpointer to input buffer
[in]numSamplesnumber of samples in the input buffer
[in]guard_bitsguard bits
+
+
+
Returns
none
+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_2pow (uint32_t numShifts)
+
+
Parameters
+ + +
[in]numShiftsnumber of shifts
+
+
+
Returns
pow(2, numShifts)
+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_guard_bits (uint32_t num_adds)
+
+
Parameters
+ + +
[in]num_addsnumber of additions
+
+
+
Returns
guard bits The function Caluclates the number of guard bits depending on the numtaps
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_clip_f32 (float * pIn,
uint32_t numSamples 
)
+
+
Parameters
+ + + +
[in,out]pIninput buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q15 (q15_t * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q31 (q31_t * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q12_20 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to outputbuffer
[in]numSamplesnumber of samples in the input buffer
+
+
+
Returns
none The function converts floating point values to fixed point(q12.20) values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q14 (float * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q28 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q29 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q30 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q15 (q15_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q31 (q31_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
float arm_snr_f32 (float * pRef,
float * pTest,
uint32_t buffSize 
)
+
+
Parameters
+ + + + +
[in]pRefPointer to the reference buffer
[in]pTestPointer to the test buffer
[in]buffSizetotal number of samples
+
+
+
Returns
SNR The function Caluclates signal to noise ratio for the reference output and test output
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__convolution__example__f32_8c.html b/docs/DSP/html/arm__convolution__example__f32_8c.html new file mode 100644 index 0000000..6130e8c --- /dev/null +++ b/docs/DSP/html/arm__convolution__example__f32_8c.html @@ -0,0 +1,385 @@ + + + + + +arm_convolution_example_f32.c File Reference +CMSIS-DSP: arm_convolution_example_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Macros | +Functions | +Variables
+
+
arm_convolution_example_f32.c File Reference
+
+
+ + + + + + + + +

+Macros

#define MAX_BLOCKSIZE
 
#define DELTA
 
#define SNR_THRESHOLD
 
+ + + +

+Functions

int32_t main (void)
 
+ + + + + + + + + + + + + + + + + + + + + +

+Variables

float32_t Ak [MAX_BLOCKSIZE]
 
float32_t Bk [MAX_BLOCKSIZE]
 
float32_t AxB [MAX_BLOCKSIZE *2]
 
float32_t testInputA_f32 [64]
 
float32_t testInputB_f32 [64]
 
const float testRefOutput_f32 [127]
 
uint32_t srcALen
 
uint32_t srcBLen
 
uint32_t outLen
 
float32_t snr
 
+

Macro Definition Documentation

+ +
+
+ + + + +
#define DELTA
+
+ +
+
+ +
+
+ + + + +
#define MAX_BLOCKSIZE
+
+
Examples:
arm_convolution_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
#define SNR_THRESHOLD
+
+
Examples:
arm_convolution_example_f32.c.
+
+

Referenced by main().

+ +
+
+

Function Documentation

+ +
+
+ + + + + + + + +
int32_t main (void )
+
+
Examples:
arm_convolution_example_f32.c.
+
+

References Ak, arm_cfft_radix4_f32(), arm_cfft_radix4_init_f32(), arm_cmplx_mult_cmplx_f32(), arm_copy_f32(), arm_fill_f32(), ARM_MATH_SUCCESS, arm_snr_f32(), AxB, Bk, MAX_BLOCKSIZE, outLen, snr, SNR_THRESHOLD, srcALen, srcBLen, status, testInputA_f32, testInputB_f32, and testRefOutput_f32.

+ +
+
+

Variable Documentation

+ +
+
+ + + + +
float32_t Ak[MAX_BLOCKSIZE]
+
+
Examples:
arm_convolution_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t AxB[MAX_BLOCKSIZE *2]
+
+
Examples:
arm_convolution_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t Bk[MAX_BLOCKSIZE]
+
+
Examples:
arm_convolution_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
uint32_t outLen
+
+
Examples:
arm_convolution_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t snr
+
+
Examples:
arm_convolution_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
uint32_t srcALen
+
+
Examples:
arm_convolution_example_f32.c.
+
+

Referenced by arm_conv_f32(), arm_conv_fast_opt_q15(), arm_conv_fast_q15(), arm_conv_fast_q31(), arm_conv_opt_q15(), arm_conv_opt_q7(), arm_conv_partial_f32(), arm_conv_partial_fast_opt_q15(), arm_conv_partial_fast_q15(), arm_conv_partial_fast_q31(), arm_conv_partial_opt_q15(), arm_conv_partial_opt_q7(), arm_conv_partial_q15(), arm_conv_partial_q31(), arm_conv_partial_q7(), arm_conv_q15(), arm_conv_q31(), arm_conv_q7(), arm_correlate_f32(), arm_correlate_fast_opt_q15(), arm_correlate_fast_q15(), arm_correlate_fast_q31(), arm_correlate_opt_q15(), arm_correlate_opt_q7(), arm_correlate_q15(), arm_correlate_q31(), arm_correlate_q7(), and main().

+ +
+
+ +
+
+ + + + +
uint32_t srcBLen
+
+
Examples:
arm_convolution_example_f32.c.
+
+

Referenced by arm_conv_f32(), arm_conv_fast_opt_q15(), arm_conv_fast_q15(), arm_conv_fast_q31(), arm_conv_opt_q15(), arm_conv_opt_q7(), arm_conv_partial_f32(), arm_conv_partial_fast_opt_q15(), arm_conv_partial_fast_q15(), arm_conv_partial_fast_q31(), arm_conv_partial_opt_q15(), arm_conv_partial_opt_q7(), arm_conv_partial_q15(), arm_conv_partial_q31(), arm_conv_partial_q7(), arm_conv_q15(), arm_conv_q31(), arm_conv_q7(), arm_correlate_f32(), arm_correlate_fast_opt_q15(), arm_correlate_fast_q15(), arm_correlate_fast_q31(), arm_correlate_opt_q15(), arm_correlate_opt_q7(), arm_correlate_q15(), arm_correlate_q31(), arm_correlate_q7(), and main().

+ +
+
+ +
+
+ + + + +
float32_t testInputA_f32[64]
+
+
Examples:
arm_convolution_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t testInputB_f32[64]
+
+
Examples:
arm_convolution_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
const float testRefOutput_f32[127]
+
+
Examples:
arm_convolution_example_f32.c.
+
+

Referenced by main().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__copy__f32_8c.html b/docs/DSP/html/arm__copy__f32_8c.html new file mode 100644 index 0000000..1ec9306 --- /dev/null +++ b/docs/DSP/html/arm__copy__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_copy_f32.c File Reference +CMSIS-DSP: arm_copy_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_copy_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_copy_f32 (float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Copies the elements of a floating-point vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__copy__q15_8c.html b/docs/DSP/html/arm__copy__q15_8c.html new file mode 100644 index 0000000..fcc1c32 --- /dev/null +++ b/docs/DSP/html/arm__copy__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_copy_q15.c File Reference +CMSIS-DSP: arm_copy_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_copy_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_copy_q15 (q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Copies the elements of a Q15 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__copy__q31_8c.html b/docs/DSP/html/arm__copy__q31_8c.html new file mode 100644 index 0000000..0319a0c --- /dev/null +++ b/docs/DSP/html/arm__copy__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_copy_q31.c File Reference +CMSIS-DSP: arm_copy_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_copy_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_copy_q31 (q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Copies the elements of a Q31 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__copy__q7_8c.html b/docs/DSP/html/arm__copy__q7_8c.html new file mode 100644 index 0000000..d29f436 --- /dev/null +++ b/docs/DSP/html/arm__copy__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_copy_q7.c File Reference +CMSIS-DSP: arm_copy_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_copy_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_copy_q7 (q7_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Copies the elements of a Q7 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__correlate__f32_8c.html b/docs/DSP/html/arm__correlate__f32_8c.html new file mode 100644 index 0000000..d44127e --- /dev/null +++ b/docs/DSP/html/arm__correlate__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_correlate_f32.c File Reference +CMSIS-DSP: arm_correlate_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_correlate_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_correlate_f32 (float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst)
 Correlation of floating-point sequences. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__correlate__fast__opt__q15_8c.html b/docs/DSP/html/arm__correlate__fast__opt__q15_8c.html new file mode 100644 index 0000000..6ace235 --- /dev/null +++ b/docs/DSP/html/arm__correlate__fast__opt__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_correlate_fast_opt_q15.c File Reference +CMSIS-DSP: arm_correlate_fast_opt_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_correlate_fast_opt_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_correlate_fast_opt_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch)
 Correlation of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__correlate__fast__q15_8c.html b/docs/DSP/html/arm__correlate__fast__q15_8c.html new file mode 100644 index 0000000..271793d --- /dev/null +++ b/docs/DSP/html/arm__correlate__fast__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_correlate_fast_q15.c File Reference +CMSIS-DSP: arm_correlate_fast_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_correlate_fast_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_correlate_fast_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst)
 Correlation of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__correlate__fast__q31_8c.html b/docs/DSP/html/arm__correlate__fast__q31_8c.html new file mode 100644 index 0000000..a3ffbbb --- /dev/null +++ b/docs/DSP/html/arm__correlate__fast__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_correlate_fast_q31.c File Reference +CMSIS-DSP: arm_correlate_fast_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_correlate_fast_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_correlate_fast_q31 (q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst)
 Correlation of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__correlate__opt__q15_8c.html b/docs/DSP/html/arm__correlate__opt__q15_8c.html new file mode 100644 index 0000000..c1ad995 --- /dev/null +++ b/docs/DSP/html/arm__correlate__opt__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_correlate_opt_q15.c File Reference +CMSIS-DSP: arm_correlate_opt_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_correlate_opt_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_correlate_opt_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch)
 Correlation of Q15 sequences. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__correlate__opt__q7_8c.html b/docs/DSP/html/arm__correlate__opt__q7_8c.html new file mode 100644 index 0000000..713800f --- /dev/null +++ b/docs/DSP/html/arm__correlate__opt__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_correlate_opt_q7.c File Reference +CMSIS-DSP: arm_correlate_opt_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_correlate_opt_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_correlate_opt_q7 (q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, q15_t *pScratch1, q15_t *pScratch2)
 Correlation of Q7 sequences. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__correlate__q15_8c.html b/docs/DSP/html/arm__correlate__q15_8c.html new file mode 100644 index 0000000..c316ccf --- /dev/null +++ b/docs/DSP/html/arm__correlate__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_correlate_q15.c File Reference +CMSIS-DSP: arm_correlate_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_correlate_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_correlate_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst)
 Correlation of Q15 sequences. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__correlate__q31_8c.html b/docs/DSP/html/arm__correlate__q31_8c.html new file mode 100644 index 0000000..ecfd24a --- /dev/null +++ b/docs/DSP/html/arm__correlate__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_correlate_q31.c File Reference +CMSIS-DSP: arm_correlate_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_correlate_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_correlate_q31 (q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst)
 Correlation of Q31 sequences. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__correlate__q7_8c.html b/docs/DSP/html/arm__correlate__q7_8c.html new file mode 100644 index 0000000..8dfb9de --- /dev/null +++ b/docs/DSP/html/arm__correlate__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_correlate_q7.c File Reference +CMSIS-DSP: arm_correlate_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_correlate_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_correlate_q7 (q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst)
 Correlation of Q7 sequences. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cos__f32_8c.html b/docs/DSP/html/arm__cos__f32_8c.html new file mode 100644 index 0000000..7f6811f --- /dev/null +++ b/docs/DSP/html/arm__cos__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cos_f32.c File Reference +CMSIS-DSP: arm_cos_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cos_f32.c File Reference
+
+
+ + + + + +

+Functions

float32_t arm_cos_f32 (float32_t x)
 Fast approximation to the trigonometric cosine function for floating-point data. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cos__q15_8c.html b/docs/DSP/html/arm__cos__q15_8c.html new file mode 100644 index 0000000..ed4ac0d --- /dev/null +++ b/docs/DSP/html/arm__cos__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cos_q15.c File Reference +CMSIS-DSP: arm_cos_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cos_q15.c File Reference
+
+
+ + + + + +

+Functions

q15_t arm_cos_q15 (q15_t x)
 Fast approximation to the trigonometric cosine function for Q15 data. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__cos__q31_8c.html b/docs/DSP/html/arm__cos__q31_8c.html new file mode 100644 index 0000000..5dd660d --- /dev/null +++ b/docs/DSP/html/arm__cos__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_cos_q31.c File Reference +CMSIS-DSP: arm_cos_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_cos_q31.c File Reference
+
+
+ + + + + +

+Functions

q31_t arm_cos_q31 (q31_t x)
 Fast approximation to the trigonometric cosine function for Q31 data. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__dct4__f32_8c.html b/docs/DSP/html/arm__dct4__f32_8c.html new file mode 100644 index 0000000..544495d --- /dev/null +++ b/docs/DSP/html/arm__dct4__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_dct4_f32.c File Reference +CMSIS-DSP: arm_dct4_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_dct4_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_dct4_f32 (const arm_dct4_instance_f32 *S, float32_t *pState, float32_t *pInlineBuffer)
 Processing function for the floating-point DCT4/IDCT4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__dct4__init__f32_8c.html b/docs/DSP/html/arm__dct4__init__f32_8c.html new file mode 100644 index 0000000..33fce72 --- /dev/null +++ b/docs/DSP/html/arm__dct4__init__f32_8c.html @@ -0,0 +1,158 @@ + + + + + +arm_dct4_init_f32.c File Reference +CMSIS-DSP: arm_dct4_init_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions | +Variables
+
+
arm_dct4_init_f32.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_dct4_init_f32 (arm_dct4_instance_f32 *S, arm_rfft_instance_f32 *S_RFFT, arm_cfft_radix4_instance_f32 *S_CFFT, uint16_t N, uint16_t Nby2, float32_t normalize)
 Initialization function for the floating-point DCT4/IDCT4. More...
 
+ + + + + + + + + + + + + + + + + +

+Variables

static const float32_t Weights_128 [256]
 
static const float32_t Weights_512 [1024]
 
static const float32_t Weights_2048 [4096]
 
static const float32_t Weights_8192 [16384]
 
static const float32_t cos_factors_128 [128]
 
static const float32_t cos_factors_512 [512]
 
static const float32_t cos_factors_2048 [2048]
 
static const float32_t cos_factors_8192 [8192]
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__dct4__init__q15_8c.html b/docs/DSP/html/arm__dct4__init__q15_8c.html new file mode 100644 index 0000000..2773964 --- /dev/null +++ b/docs/DSP/html/arm__dct4__init__q15_8c.html @@ -0,0 +1,158 @@ + + + + + +arm_dct4_init_q15.c File Reference +CMSIS-DSP: arm_dct4_init_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions | +Variables
+
+
arm_dct4_init_q15.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_dct4_init_q15 (arm_dct4_instance_q15 *S, arm_rfft_instance_q15 *S_RFFT, arm_cfft_radix4_instance_q15 *S_CFFT, uint16_t N, uint16_t Nby2, q15_t normalize)
 Initialization function for the Q15 DCT4/IDCT4. More...
 
+ + + + + + + + + + + + + + + + + +

+Variables

static const q15_t ALIGN4 WeightsQ15_128 [256]
 
static const q15_t ALIGN4 WeightsQ15_512 [1024]
 
static const q15_t ALIGN4 WeightsQ15_2048 [4096]
 
static const q15_t ALIGN4 WeightsQ15_8192 [16384]
 
static const q15_t ALIGN4 cos_factorsQ15_128 [128]
 
static const q15_t ALIGN4 cos_factorsQ15_512 [512]
 
static const q15_t ALIGN4 cos_factorsQ15_2048 [2048]
 
static const q15_t ALIGN4 cos_factorsQ15_8192 [8192]
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__dct4__init__q31_8c.html b/docs/DSP/html/arm__dct4__init__q31_8c.html new file mode 100644 index 0000000..fc3491b --- /dev/null +++ b/docs/DSP/html/arm__dct4__init__q31_8c.html @@ -0,0 +1,158 @@ + + + + + +arm_dct4_init_q31.c File Reference +CMSIS-DSP: arm_dct4_init_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions | +Variables
+
+
arm_dct4_init_q31.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_dct4_init_q31 (arm_dct4_instance_q31 *S, arm_rfft_instance_q31 *S_RFFT, arm_cfft_radix4_instance_q31 *S_CFFT, uint16_t N, uint16_t Nby2, q31_t normalize)
 Initialization function for the Q31 DCT4/IDCT4. More...
 
+ + + + + + + + + + + + + + + + + +

+Variables

static const q31_t WeightsQ31_128 [256]
 
static const q31_t WeightsQ31_512 [1024]
 
static const q31_t WeightsQ31_2048 [4096]
 
static const q31_t WeightsQ31_8192 [16384]
 
static const q31_t cos_factorsQ31_128 [128]
 
static const q31_t cos_factorsQ31_512 [512]
 
static const q31_t cos_factorsQ31_2048 [2048]
 
static const q31_t cos_factorsQ31_8192 [8192]
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__dct4__q15_8c.html b/docs/DSP/html/arm__dct4__q15_8c.html new file mode 100644 index 0000000..d97434d --- /dev/null +++ b/docs/DSP/html/arm__dct4__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_dct4_q15.c File Reference +CMSIS-DSP: arm_dct4_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_dct4_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_dct4_q15 (const arm_dct4_instance_q15 *S, q15_t *pState, q15_t *pInlineBuffer)
 Processing function for the Q15 DCT4/IDCT4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__dct4__q31_8c.html b/docs/DSP/html/arm__dct4__q31_8c.html new file mode 100644 index 0000000..3c10548 --- /dev/null +++ b/docs/DSP/html/arm__dct4__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_dct4_q31.c File Reference +CMSIS-DSP: arm_dct4_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_dct4_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_dct4_q31 (const arm_dct4_instance_q31 *S, q31_t *pState, q31_t *pInlineBuffer)
 Processing function for the Q31 DCT4/IDCT4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__dot__prod__f32_8c.html b/docs/DSP/html/arm__dot__prod__f32_8c.html new file mode 100644 index 0000000..a974f8b --- /dev/null +++ b/docs/DSP/html/arm__dot__prod__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_dot_prod_f32.c File Reference +CMSIS-DSP: arm_dot_prod_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_dot_prod_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_dot_prod_f32 (float32_t *pSrcA, float32_t *pSrcB, uint32_t blockSize, float32_t *result)
 Dot product of floating-point vectors. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__dot__prod__q15_8c.html b/docs/DSP/html/arm__dot__prod__q15_8c.html new file mode 100644 index 0000000..af6a64f --- /dev/null +++ b/docs/DSP/html/arm__dot__prod__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_dot_prod_q15.c File Reference +CMSIS-DSP: arm_dot_prod_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_dot_prod_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_dot_prod_q15 (q15_t *pSrcA, q15_t *pSrcB, uint32_t blockSize, q63_t *result)
 Dot product of Q15 vectors. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__dot__prod__q31_8c.html b/docs/DSP/html/arm__dot__prod__q31_8c.html new file mode 100644 index 0000000..77433b7 --- /dev/null +++ b/docs/DSP/html/arm__dot__prod__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_dot_prod_q31.c File Reference +CMSIS-DSP: arm_dot_prod_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_dot_prod_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_dot_prod_q31 (q31_t *pSrcA, q31_t *pSrcB, uint32_t blockSize, q63_t *result)
 Dot product of Q31 vectors. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__dot__prod__q7_8c.html b/docs/DSP/html/arm__dot__prod__q7_8c.html new file mode 100644 index 0000000..1c6a544 --- /dev/null +++ b/docs/DSP/html/arm__dot__prod__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_dot_prod_q7.c File Reference +CMSIS-DSP: arm_dot_prod_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_dot_prod_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_dot_prod_q7 (q7_t *pSrcA, q7_t *pSrcB, uint32_t blockSize, q31_t *result)
 Dot product of Q7 vectors. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__dotproduct__example_2Abstract_8txt.html b/docs/DSP/html/arm__dotproduct__example_2Abstract_8txt.html new file mode 100644 index 0000000..6f5b73f --- /dev/null +++ b/docs/DSP/html/arm__dotproduct__example_2Abstract_8txt.html @@ -0,0 +1,168 @@ + + + + + +Abstract.txt File Reference +CMSIS-DSP: Abstract.txt File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
Abstract.txt File Reference
+
+
+ + + + + + +

+Variables

CMSIS DSP_Lib example
+arm_dotproduct_example for
+Cortex 		M0
 
CMSIS DSP_Lib example
+arm_dotproduct_example for
+Cortex Cortex 		M3
 
+

Variable Documentation

+ +
+
+ + + + +
CMSIS DSP_Lib example arm_dotproduct_example for Cortex M0
+
+ +
+
+ +
+
+ + + + +
CMSIS DSP_Lib example arm_dotproduct_example for Cortex Cortex M3
+
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__dotproduct__example__f32_8c.html b/docs/DSP/html/arm__dotproduct__example__f32_8c.html new file mode 100644 index 0000000..24137b1 --- /dev/null +++ b/docs/DSP/html/arm__dotproduct__example__f32_8c.html @@ -0,0 +1,303 @@ + + + + + +arm_dotproduct_example_f32.c File Reference +CMSIS-DSP: arm_dotproduct_example_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Macros | +Functions | +Variables
+
+
arm_dotproduct_example_f32.c File Reference
+
+
+ + + + + + +

+Macros

#define MAX_BLOCKSIZE
 
#define DELTA
 
+ + + +

+Functions

int32_t main (void)
 
+ + + + + + + + + + + + + +

+Variables

float32_t srcA_buf_f32 [MAX_BLOCKSIZE]
 
float32_t srcB_buf_f32 [MAX_BLOCKSIZE]
 
float32_t refDotProdOut
 
float32_t multOutput [MAX_BLOCKSIZE]
 
float32_t testOutput
 
arm_status status
 
+

Macro Definition Documentation

+ +
+
+ + + + +
#define DELTA
+
+
Examples:
arm_dotproduct_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
#define MAX_BLOCKSIZE
+
+
Examples:
arm_dotproduct_example_f32.c.
+
+

Referenced by main().

+ +
+
+

Function Documentation

+ +
+
+ + + + + + + + +
int32_t main (void )
+
+
Examples:
arm_dotproduct_example_f32.c.
+
+

References arm_add_f32(), ARM_MATH_TEST_FAILURE, arm_mult_f32(), DELTA, MAX_BLOCKSIZE, multOutput, refDotProdOut, srcA_buf_f32, srcB_buf_f32, status, and testOutput.

+ +
+
+

Variable Documentation

+ +
+
+ + + + +
float32_t multOutput[MAX_BLOCKSIZE]
+
+
Examples:
arm_dotproduct_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t refDotProdOut
+
+
Examples:
arm_dotproduct_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t srcA_buf_f32[MAX_BLOCKSIZE]
+
+
Examples:
arm_dotproduct_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t srcB_buf_f32[MAX_BLOCKSIZE]
+
+
Examples:
arm_dotproduct_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
arm_status status
+
+
Examples:
arm_convolution_example_f32.c, arm_dotproduct_example_f32.c, arm_fft_bin_example_f32.c, arm_fir_example_f32.c, arm_graphic_equalizer_example_q31.c, arm_linear_interp_example_f32.c, arm_matrix_example_f32.c, arm_signal_converge_example_f32.c, and arm_variance_example_f32.c.
+
+

Referenced by arm_cfft_radix2_init_f32(), arm_cfft_radix2_init_q15(), arm_cfft_radix2_init_q31(), arm_cfft_radix4_init_f32(), arm_cfft_radix4_init_q15(), arm_cfft_radix4_init_q31(), arm_conv_partial_f32(), arm_conv_partial_fast_opt_q15(), arm_conv_partial_fast_q15(), arm_conv_partial_fast_q31(), arm_conv_partial_opt_q15(), arm_conv_partial_opt_q7(), arm_conv_partial_q15(), arm_conv_partial_q31(), arm_conv_partial_q7(), arm_dct4_init_f32(), arm_dct4_init_q15(), arm_dct4_init_q31(), arm_fir_decimate_init_f32(), arm_fir_decimate_init_q15(), arm_fir_decimate_init_q31(), arm_fir_init_q15(), arm_fir_interpolate_init_f32(), arm_fir_interpolate_init_q15(), arm_fir_interpolate_init_q31(), arm_mat_add_f32(), arm_mat_add_q15(), arm_mat_add_q31(), arm_mat_cmplx_mult_f32(), arm_mat_cmplx_mult_q15(), arm_mat_cmplx_mult_q31(), arm_mat_inverse_f32(), arm_mat_inverse_f64(), arm_mat_mult_f32(), arm_mat_mult_fast_q15(), arm_mat_mult_fast_q31(), arm_mat_mult_q15(), arm_mat_mult_q31(), arm_mat_scale_f32(), arm_mat_scale_q15(), arm_mat_scale_q31(), arm_mat_sub_f32(), arm_mat_sub_q15(), arm_mat_sub_q31(), arm_mat_trans_f32(), arm_mat_trans_q15(), arm_mat_trans_q31(), arm_rfft_fast_init_f32(), arm_rfft_init_f32(), arm_rfft_init_q15(), arm_rfft_init_q31(), and main().

+ +
+
+ +
+
+ + + + +
float32_t testOutput
+
+
Examples:
arm_dotproduct_example_f32.c.
+
+

Referenced by main().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__fft__bin__data_8c.html b/docs/DSP/html/arm__fft__bin__data_8c.html new file mode 100644 index 0000000..7165e5f --- /dev/null +++ b/docs/DSP/html/arm__fft__bin__data_8c.html @@ -0,0 +1,152 @@ + + + + + +arm_fft_bin_data.c File Reference +CMSIS-DSP: arm_fft_bin_data.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
arm_fft_bin_data.c File Reference
+
+
+ + + + +

+Variables

float32_t testInput_f32_10khz [2048]
 
+

Variable Documentation

+ +
+
+ + + + +
float32_t testInput_f32_10khz[2048]
+
+ +

Referenced by main().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__fft__bin__example_2Abstract_8txt.html b/docs/DSP/html/arm__fft__bin__example_2Abstract_8txt.html new file mode 100644 index 0000000..99e0d95 --- /dev/null +++ b/docs/DSP/html/arm__fft__bin__example_2Abstract_8txt.html @@ -0,0 +1,167 @@ + + + + + +Abstract.txt File Reference +CMSIS-DSP: Abstract.txt File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
Abstract.txt File Reference
+
+
+ + + + + + +

+Variables

CMSIS DSP_Lib example
+arm_fft_bin_example for Cortex 		M0
 
CMSIS DSP_Lib example
+arm_fft_bin_example for Cortex
+Cortex 		M3
 
+

Variable Documentation

+ +
+
+ + + + +
CMSIS DSP_Lib example arm_fft_bin_example for Cortex M0
+
+ +
+
+ +
+
+ + + + +
CMSIS DSP_Lib example arm_fft_bin_example for Cortex Cortex M3
+
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__fft__bin__example__f32_8c.html b/docs/DSP/html/arm__fft__bin__example__f32_8c.html new file mode 100644 index 0000000..518bb6d --- /dev/null +++ b/docs/DSP/html/arm__fft__bin__example__f32_8c.html @@ -0,0 +1,309 @@ + + + + + +arm_fft_bin_example_f32.c File Reference +CMSIS-DSP: arm_fft_bin_example_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Macros | +Functions | +Variables
+
+
arm_fft_bin_example_f32.c File Reference
+
+
+ + + + +

+Macros

#define TEST_LENGTH_SAMPLES
 
+ + + +

+Functions

int32_t main (void)
 
+ + + + + + + + + + + + + + + +

+Variables

float32_t testInput_f32_10khz [TEST_LENGTH_SAMPLES]
 
static float32_t testOutput [TEST_LENGTH_SAMPLES/2]
 
uint32_t fftSize
 
uint32_t ifftFlag
 
uint32_t doBitReverse
 
uint32_t refIndex
 
uint32_t testIndex
 
+

Macro Definition Documentation

+ +
+
+ + + + +
#define TEST_LENGTH_SAMPLES
+
+
Examples:
arm_fft_bin_example_f32.c.
+
+
+
+

Function Documentation

+ +
+
+ + + + + + + + +
int32_t main (void )
+
+
Examples:
arm_fft_bin_example_f32.c.
+
+

References arm_cfft_f32(), arm_cfft_sR_f32_len1024, arm_cmplx_mag_f32(), ARM_MATH_SUCCESS, ARM_MATH_TEST_FAILURE, arm_max_f32(), doBitReverse, fftSize, ifftFlag, refIndex, status, testIndex, testInput_f32_10khz, and testOutput.

+ +
+
+

Variable Documentation

+ +
+
+ + + + +
uint32_t doBitReverse
+
+
Examples:
arm_fft_bin_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
uint32_t fftSize
+
+
Examples:
arm_fft_bin_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
uint32_t ifftFlag
+
+
Examples:
arm_fft_bin_example_f32.c.
+
+

Referenced by arm_cfft_radix2_init_f32(), arm_cfft_radix2_init_q15(), arm_cfft_radix2_init_q31(), arm_cfft_radix4_init_f32(), arm_cfft_radix4_init_q15(), arm_cfft_radix4_init_q31(), and main().

+ +
+
+ +
+
+ + + + +
uint32_t refIndex
+
+
Examples:
arm_fft_bin_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
uint32_t testIndex
+
+
Examples:
arm_fft_bin_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t testInput_f32_10khz[TEST_LENGTH_SAMPLES]
+
+
Examples:
arm_fft_bin_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + + +
+ + + + +
float32_t testOutput[TEST_LENGTH_SAMPLES/2]
+ 		+static
+
+
Examples:
arm_fft_bin_example_f32.c.
+
+

Referenced by main().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__fill__f32_8c.html b/docs/DSP/html/arm__fill__f32_8c.html new file mode 100644 index 0000000..f09a9db --- /dev/null +++ b/docs/DSP/html/arm__fill__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fill_f32.c File Reference +CMSIS-DSP: arm_fill_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fill_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_fill_f32 (float32_t value, float32_t *pDst, uint32_t blockSize)
 Fills a constant value into a floating-point vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fill__q15_8c.html b/docs/DSP/html/arm__fill__q15_8c.html new file mode 100644 index 0000000..29cc5e2 --- /dev/null +++ b/docs/DSP/html/arm__fill__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fill_q15.c File Reference +CMSIS-DSP: arm_fill_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fill_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_fill_q15 (q15_t value, q15_t *pDst, uint32_t blockSize)
 Fills a constant value into a Q15 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fill__q31_8c.html b/docs/DSP/html/arm__fill__q31_8c.html new file mode 100644 index 0000000..30a2943 --- /dev/null +++ b/docs/DSP/html/arm__fill__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fill_q31.c File Reference +CMSIS-DSP: arm_fill_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fill_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_fill_q31 (q31_t value, q31_t *pDst, uint32_t blockSize)
 Fills a constant value into a Q31 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fill__q7_8c.html b/docs/DSP/html/arm__fill__q7_8c.html new file mode 100644 index 0000000..04e4621 --- /dev/null +++ b/docs/DSP/html/arm__fill__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fill_q7.c File Reference +CMSIS-DSP: arm_fill_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fill_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_fill_q7 (q7_t value, q7_t *pDst, uint32_t blockSize)
 Fills a constant value into a Q7 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__data_8c.html b/docs/DSP/html/arm__fir__data_8c.html new file mode 100644 index 0000000..065cd25 --- /dev/null +++ b/docs/DSP/html/arm__fir__data_8c.html @@ -0,0 +1,168 @@ + + + + + +arm_fir_data.c File Reference +CMSIS-DSP: arm_fir_data.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
arm_fir_data.c File Reference
+
+
+ + + + + + +

+Variables

float32_t testInput_f32_1kHz_15kHz [320]
 
float32_t refOutput [320]
 
+

Variable Documentation

+ +
+
+ + + + +
float32_t refOutput[320]
+
+ +

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t testInput_f32_1kHz_15kHz[320]
+
+ +

Referenced by main().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__decimate__f32_8c.html b/docs/DSP/html/arm__fir__decimate__f32_8c.html new file mode 100644 index 0000000..7c20dbc --- /dev/null +++ b/docs/DSP/html/arm__fir__decimate__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_decimate_f32.c File Reference +CMSIS-DSP: arm_fir_decimate_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_decimate_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_decimate_f32 (const arm_fir_decimate_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point FIR decimator. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__decimate__fast__q15_8c.html b/docs/DSP/html/arm__fir__decimate__fast__q15_8c.html new file mode 100644 index 0000000..0e9fba6 --- /dev/null +++ b/docs/DSP/html/arm__fir__decimate__fast__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_decimate_fast_q15.c File Reference +CMSIS-DSP: arm_fir_decimate_fast_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_decimate_fast_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_decimate_fast_q15 (const arm_fir_decimate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__decimate__fast__q31_8c.html b/docs/DSP/html/arm__fir__decimate__fast__q31_8c.html new file mode 100644 index 0000000..ed130d4 --- /dev/null +++ b/docs/DSP/html/arm__fir__decimate__fast__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_decimate_fast_q31.c File Reference +CMSIS-DSP: arm_fir_decimate_fast_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_decimate_fast_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_decimate_fast_q31 (arm_fir_decimate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__decimate__init__f32_8c.html b/docs/DSP/html/arm__fir__decimate__init__f32_8c.html new file mode 100644 index 0000000..a4ea70e --- /dev/null +++ b/docs/DSP/html/arm__fir__decimate__init__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_decimate_init_f32.c File Reference +CMSIS-DSP: arm_fir_decimate_init_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_decimate_init_f32.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_fir_decimate_init_f32 (arm_fir_decimate_instance_f32 *S, uint16_t numTaps, uint8_t M, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize)
 Initialization function for the floating-point FIR decimator. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__decimate__init__q15_8c.html b/docs/DSP/html/arm__fir__decimate__init__q15_8c.html new file mode 100644 index 0000000..0ca4403 --- /dev/null +++ b/docs/DSP/html/arm__fir__decimate__init__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_decimate_init_q15.c File Reference +CMSIS-DSP: arm_fir_decimate_init_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_decimate_init_q15.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_fir_decimate_init_q15 (arm_fir_decimate_instance_q15 *S, uint16_t numTaps, uint8_t M, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize)
 Initialization function for the Q15 FIR decimator. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__decimate__init__q31_8c.html b/docs/DSP/html/arm__fir__decimate__init__q31_8c.html new file mode 100644 index 0000000..31527e5 --- /dev/null +++ b/docs/DSP/html/arm__fir__decimate__init__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_decimate_init_q31.c File Reference +CMSIS-DSP: arm_fir_decimate_init_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_decimate_init_q31.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_fir_decimate_init_q31 (arm_fir_decimate_instance_q31 *S, uint16_t numTaps, uint8_t M, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize)
 Initialization function for the Q31 FIR decimator. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__decimate__q15_8c.html b/docs/DSP/html/arm__fir__decimate__q15_8c.html new file mode 100644 index 0000000..8fa69a0 --- /dev/null +++ b/docs/DSP/html/arm__fir__decimate__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_decimate_q15.c File Reference +CMSIS-DSP: arm_fir_decimate_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_decimate_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_decimate_q15 (const arm_fir_decimate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 FIR decimator. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__decimate__q31_8c.html b/docs/DSP/html/arm__fir__decimate__q31_8c.html new file mode 100644 index 0000000..a0e2d92 --- /dev/null +++ b/docs/DSP/html/arm__fir__decimate__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_decimate_q31.c File Reference +CMSIS-DSP: arm_fir_decimate_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_decimate_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_decimate_q31 (const arm_fir_decimate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 FIR decimator. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__example_2Abstract_8txt.html b/docs/DSP/html/arm__fir__example_2Abstract_8txt.html new file mode 100644 index 0000000..e9d71a6 --- /dev/null +++ b/docs/DSP/html/arm__fir__example_2Abstract_8txt.html @@ -0,0 +1,167 @@ + + + + + +Abstract.txt File Reference +CMSIS-DSP: Abstract.txt File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
Abstract.txt File Reference
+
+
+ + + + + + +

+Variables

CMSIS DSP_Lib example
+arm_fir_example for Cortex 		M0
 
CMSIS DSP_Lib example
+arm_fir_example for Cortex
+Cortex 		M3
 
+

Variable Documentation

+ +
+
+ + + + +
CMSIS DSP_Lib example arm_fir_example for Cortex M0
+
+ +
+
+ +
+
+ + + + +
CMSIS DSP_Lib example arm_fir_example for Cortex Cortex M3
+
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__example_2math__helper_8c.html b/docs/DSP/html/arm__fir__example_2math__helper_8c.html new file mode 100644 index 0000000..9c2e66c --- /dev/null +++ b/docs/DSP/html/arm__fir__example_2math__helper_8c.html @@ -0,0 +1,763 @@ + + + + + +math_helper.c File Reference +CMSIS-DSP: math_helper.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_example/math_helper.c File Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

float arm_snr_f32 (float *pRef, float *pTest, uint32_t buffSize)
 Caluclation of SNR. More...
 
void arm_provide_guard_bits_q15 (q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_float_to_q12_20 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed in q12.20 format. More...
 
uint32_t arm_compare_fixed_q15 (q15_t *pIn, q15_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
uint32_t arm_compare_fixed_q31 (q31_t *pIn, q31_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
void arm_provide_guard_bits_q31 (q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_provide_guard_bits_q7 (q7_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
uint32_t arm_calc_guard_bits (uint32_t num_adds)
 Caluclates number of guard bits. More...
 
void arm_apply_guard_bits (float32_t *pIn, uint32_t numSamples, uint32_t guard_bits)
 Apply guard bits to buffer. More...
 
uint32_t arm_calc_2pow (uint32_t numShifts)
 Calculates pow(2, numShifts) More...
 
void arm_float_to_q14 (float *pIn, q15_t *pOut, uint32_t numSamples)
 Converts float to fixed q14. More...
 
void arm_float_to_q30 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_float_to_q29 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_float_to_q28 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q28 format. More...
 
void arm_clip_f32 (float *pIn, uint32_t numSamples)
 Clip the float values to +/- 1. More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_apply_guard_bits (float32_t * pIn,
uint32_t numSamples,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]pInpointer to input buffer
[in]numSamplesnumber of samples in the input buffer
[in]guard_bitsguard bits
+
+
+
Returns
none
+ +

References arm_calc_2pow().

+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_2pow (uint32_t numShifts)
+
+
Parameters
+ + +
[in]numShiftsnumber of shifts
+
+
+
Returns
pow(2, numShifts)
+ +

Referenced by arm_apply_guard_bits().

+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_guard_bits (uint32_t num_adds)
+
+
Parameters
+ + +
[in]num_addsnumber of additions
+
+
+
Returns
guard bits The function Caluclates the number of guard bits depending on the numtaps
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_clip_f32 (float * pIn,
uint32_t numSamples 
)
+
+
Parameters
+ + + +
[in,out]pIninput buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q15 (q15_t * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q31 (q31_t * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q12_20 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to outputbuffer
[in]numSamplesnumber of samples in the input buffer
+
+
+
Returns
none The function converts floating point values to fixed point(q12.20) values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q14 (float * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q28 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q29 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q30 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q15 (q15_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q31 (q31_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q7 (q7_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
float arm_snr_f32 (float * pRef,
float * pTest,
uint32_t buffSize 
)
+
+
Parameters
+ + + + +
[in]pRefPointer to the reference buffer
[in]pTestPointer to the test buffer
[in]buffSizetotal number of samples
+
+
+
Returns
SNR The function Caluclates signal to noise ratio for the reference output and test output
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__example_2math__helper_8h.html b/docs/DSP/html/arm__fir__example_2math__helper_8h.html new file mode 100644 index 0000000..a6039bf --- /dev/null +++ b/docs/DSP/html/arm__fir__example_2math__helper_8h.html @@ -0,0 +1,709 @@ + + + + + +math_helper.h File Reference +CMSIS-DSP: math_helper.h File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_example/math_helper.h File Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

float arm_snr_f32 (float *pRef, float *pTest, uint32_t buffSize)
 Caluclation of SNR. More...
 
void arm_float_to_q12_20 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed in q12.20 format. More...
 
void arm_provide_guard_bits_q15 (q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_provide_guard_bits_q31 (q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_float_to_q14 (float *pIn, q15_t *pOut, uint32_t numSamples)
 Converts float to fixed q14. More...
 
void arm_float_to_q29 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_float_to_q28 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q28 format. More...
 
void arm_float_to_q30 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_clip_f32 (float *pIn, uint32_t numSamples)
 Clip the float values to +/- 1. More...
 
uint32_t arm_calc_guard_bits (uint32_t num_adds)
 Caluclates number of guard bits. More...
 
void arm_apply_guard_bits (float32_t *pIn, uint32_t numSamples, uint32_t guard_bits)
 Apply guard bits to buffer. More...
 
uint32_t arm_compare_fixed_q15 (q15_t *pIn, q15_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
uint32_t arm_compare_fixed_q31 (q31_t *pIn, q31_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
uint32_t arm_calc_2pow (uint32_t guard_bits)
 Calculates pow(2, numShifts) More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_apply_guard_bits (float32_t * pIn,
uint32_t numSamples,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]pInpointer to input buffer
[in]numSamplesnumber of samples in the input buffer
[in]guard_bitsguard bits
+
+
+
Returns
none
+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_2pow (uint32_t numShifts)
+
+
Parameters
+ + +
[in]numShiftsnumber of shifts
+
+
+
Returns
pow(2, numShifts)
+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_guard_bits (uint32_t num_adds)
+
+
Parameters
+ + +
[in]num_addsnumber of additions
+
+
+
Returns
guard bits The function Caluclates the number of guard bits depending on the numtaps
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_clip_f32 (float * pIn,
uint32_t numSamples 
)
+
+
Parameters
+ + + +
[in,out]pIninput buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q15 (q15_t * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q31 (q31_t * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q12_20 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to outputbuffer
[in]numSamplesnumber of samples in the input buffer
+
+
+
Returns
none The function converts floating point values to fixed point(q12.20) values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q14 (float * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q28 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q29 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q30 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q15 (q15_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q31 (q31_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
float arm_snr_f32 (float * pRef,
float * pTest,
uint32_t buffSize 
)
+
+
Parameters
+ + + + +
[in]pRefPointer to the reference buffer
[in]pTestPointer to the test buffer
[in]buffSizetotal number of samples
+
+
+
Returns
SNR The function Caluclates signal to noise ratio for the reference output and test output
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__example__f32_8c.html b/docs/DSP/html/arm__fir__example__f32_8c.html new file mode 100644 index 0000000..34be516 --- /dev/null +++ b/docs/DSP/html/arm__fir__example__f32_8c.html @@ -0,0 +1,384 @@ + + + + + +arm_fir_example_f32.c File Reference +CMSIS-DSP: arm_fir_example_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Macros | +Functions | +Variables
+
+
arm_fir_example_f32.c File Reference
+
+
+ + + + + + + + + + +

+Macros

#define TEST_LENGTH_SAMPLES
 
#define SNR_THRESHOLD_F32
 
#define BLOCK_SIZE
 
#define NUM_TAPS
 
+ + + +

+Functions

int32_t main (void)
 
+ + + + + + + + + + + + + + + + + +

+Variables

float32_t testInput_f32_1kHz_15kHz [TEST_LENGTH_SAMPLES]
 
float32_t refOutput [TEST_LENGTH_SAMPLES]
 
static float32_t testOutput [TEST_LENGTH_SAMPLES]
 
static float32_t firStateF32 [BLOCK_SIZE+NUM_TAPS-1]
 
const float32_t firCoeffs32 [NUM_TAPS]
 
uint32_t blockSize
 
uint32_t numBlocks
 
float32_t snr
 
+

Macro Definition Documentation

+ +
+
+ + + + +
#define BLOCK_SIZE
+
+
Examples:
arm_fir_example_f32.c.
+
+
+
+ +
+
+ + + + +
#define NUM_TAPS
+
+
Examples:
arm_fir_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
#define SNR_THRESHOLD_F32
+
+
Examples:
arm_fir_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
#define TEST_LENGTH_SAMPLES
+
+
Examples:
arm_fir_example_f32.c.
+
+

Referenced by main().

+ +
+
+

Function Documentation

+ +
+
+ + + + + + + + +
int32_t main (void )
+
+
Examples:
arm_fir_example_f32.c.
+
+

References arm_fir_f32(), arm_fir_init_f32(), ARM_MATH_SUCCESS, ARM_MATH_TEST_FAILURE, arm_snr_f32(), blockSize, firCoeffs32, firStateF32, NUM_TAPS, numBlocks, refOutput, snr, SNR_THRESHOLD_F32, status, TEST_LENGTH_SAMPLES, testInput_f32_1kHz_15kHz, and testOutput.

+ +
+
+

Variable Documentation

+ +
+
+ + + + +
uint32_t blockSize
+
+
Examples:
arm_fir_example_f32.c, and arm_signal_converge_example_f32.c.
+
+

Referenced by arm_abs_f32(), arm_abs_q15(), arm_abs_q31(), arm_abs_q7(), arm_add_f32(), arm_add_q15(), arm_add_q31(), arm_add_q7(), arm_biquad_cas_df1_32x64_q31(), arm_biquad_cascade_df1_f32(), arm_biquad_cascade_df1_q31(), arm_biquad_cascade_df2T_f32(), arm_biquad_cascade_df2T_f64(), arm_biquad_cascade_stereo_df2T_f32(), arm_circularRead_f32(), arm_circularRead_q15(), arm_circularRead_q7(), arm_circularWrite_f32(), arm_circularWrite_q15(), arm_circularWrite_q7(), arm_copy_f32(), arm_copy_q15(), arm_copy_q31(), arm_copy_q7(), arm_dot_prod_f32(), arm_dot_prod_q15(), arm_dot_prod_q31(), arm_dot_prod_q7(), arm_fill_f32(), arm_fill_q15(), arm_fill_q31(), arm_fill_q7(), arm_fir_interpolate_f32(), arm_fir_interpolate_q15(), arm_fir_interpolate_q31(), arm_fir_lattice_f32(), arm_fir_lattice_q15(), arm_fir_lattice_q31(), arm_fir_q15(), arm_fir_q31(), arm_fir_q7(), arm_fir_sparse_f32(), arm_fir_sparse_q15(), arm_fir_sparse_q31(), arm_fir_sparse_q7(), arm_float_to_q15(), arm_float_to_q31(), arm_float_to_q7(), arm_iir_lattice_f32(), arm_iir_lattice_q15(), arm_iir_lattice_q31(), arm_lms_f32(), arm_lms_norm_f32(), arm_lms_norm_q15(), arm_lms_norm_q31(), arm_lms_q15(), arm_lms_q31(), arm_mean_f32(), arm_mean_q15(), arm_mean_q31(), arm_mean_q7(), arm_mult_f32(), arm_mult_q15(), arm_mult_q31(), arm_mult_q7(), arm_negate_f32(), arm_negate_q15(), arm_negate_q31(), arm_negate_q7(), arm_offset_f32(), arm_offset_q15(), arm_offset_q31(), arm_offset_q7(), arm_power_f32(), arm_power_q15(), arm_power_q31(), arm_power_q7(), arm_provide_guard_bits_q15(), arm_provide_guard_bits_q31(), arm_provide_guard_bits_q7(), arm_q15_to_float(), arm_q15_to_q31(), arm_q15_to_q7(), arm_q31_to_float(), arm_q31_to_q15(), arm_q31_to_q7(), arm_q7_to_float(), arm_q7_to_q15(), arm_q7_to_q31(), arm_rms_f32(), arm_rms_q15(), arm_rms_q31(), arm_scale_f32(), arm_scale_q15(), arm_scale_q31(), arm_scale_q7(), arm_shift_q15(), arm_shift_q31(), arm_shift_q7(), arm_std_f32(), arm_std_q15(), arm_std_q31(), arm_sub_f32(), arm_sub_q15(), arm_sub_q31(), arm_sub_q7(), arm_var_f32(), arm_var_q15(), arm_var_q31(), and main().

+ +
+
+ +
+
+ + + + +
const float32_t firCoeffs32[NUM_TAPS]
+
+
Examples:
arm_fir_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + + +
+ + + + +
float32_t firStateF32[BLOCK_SIZE+NUM_TAPS-1]
+ 		+static
+
+ +

Referenced by main().

+ +
+
+ +
+
+ + + + +
uint32_t numBlocks
+
+
Examples:
arm_fir_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t refOutput[TEST_LENGTH_SAMPLES]
+
+
Examples:
arm_fir_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t snr
+
+
Examples:
arm_fir_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t testInput_f32_1kHz_15kHz[TEST_LENGTH_SAMPLES]
+
+
Examples:
arm_fir_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + + +
+ + + + +
float32_t testOutput[TEST_LENGTH_SAMPLES]
+ 		+static
+
+
Examples:
arm_fir_example_f32.c.
+
+

Referenced by main().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__f32_8c.html b/docs/DSP/html/arm__fir__f32_8c.html new file mode 100644 index 0000000..08454df --- /dev/null +++ b/docs/DSP/html/arm__fir__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_f32.c File Reference +CMSIS-DSP: arm_fir_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_f32 (const arm_fir_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point FIR filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__fast__q15_8c.html b/docs/DSP/html/arm__fir__fast__q15_8c.html new file mode 100644 index 0000000..ec115d4 --- /dev/null +++ b/docs/DSP/html/arm__fir__fast__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_fast_q15.c File Reference +CMSIS-DSP: arm_fir_fast_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_fast_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_fast_q15 (const arm_fir_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the fast Q15 FIR filter for Cortex-M3 and Cortex-M4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__fast__q31_8c.html b/docs/DSP/html/arm__fir__fast__q31_8c.html new file mode 100644 index 0000000..bf62c20 --- /dev/null +++ b/docs/DSP/html/arm__fir__fast__q31_8c.html @@ -0,0 +1,139 @@ + + + + + +arm_fir_fast_q31.c File Reference +CMSIS-DSP: arm_fir_fast_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_fast_q31.c File Reference
+
+
+ + + + + +

+Functions

IAR_ONLY_LOW_OPTIMIZATION_ENTER
+void 		arm_fir_fast_q31 (const arm_fir_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the fast Q31 FIR filter for Cortex-M3 and Cortex-M4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__init__f32_8c.html b/docs/DSP/html/arm__fir__init__f32_8c.html new file mode 100644 index 0000000..17e2ed6 --- /dev/null +++ b/docs/DSP/html/arm__fir__init__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_init_f32.c File Reference +CMSIS-DSP: arm_fir_init_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_init_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_init_f32 (arm_fir_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize)
 Initialization function for the floating-point FIR filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__init__q15_8c.html b/docs/DSP/html/arm__fir__init__q15_8c.html new file mode 100644 index 0000000..a5eb8e1 --- /dev/null +++ b/docs/DSP/html/arm__fir__init__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_init_q15.c File Reference +CMSIS-DSP: arm_fir_init_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_init_q15.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_fir_init_q15 (arm_fir_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize)
 Initialization function for the Q15 FIR filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__init__q31_8c.html b/docs/DSP/html/arm__fir__init__q31_8c.html new file mode 100644 index 0000000..9ad6bd8 --- /dev/null +++ b/docs/DSP/html/arm__fir__init__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_init_q31.c File Reference +CMSIS-DSP: arm_fir_init_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_init_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_init_q31 (arm_fir_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize)
 Initialization function for the Q31 FIR filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__init__q7_8c.html b/docs/DSP/html/arm__fir__init__q7_8c.html new file mode 100644 index 0000000..cad13d3 --- /dev/null +++ b/docs/DSP/html/arm__fir__init__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_init_q7.c File Reference +CMSIS-DSP: arm_fir_init_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_init_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_init_q7 (arm_fir_instance_q7 *S, uint16_t numTaps, q7_t *pCoeffs, q7_t *pState, uint32_t blockSize)
 Initialization function for the Q7 FIR filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__interpolate__f32_8c.html b/docs/DSP/html/arm__fir__interpolate__f32_8c.html new file mode 100644 index 0000000..f0c9eb0 --- /dev/null +++ b/docs/DSP/html/arm__fir__interpolate__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_interpolate_f32.c File Reference +CMSIS-DSP: arm_fir_interpolate_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_interpolate_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_interpolate_f32 (const arm_fir_interpolate_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point FIR interpolator. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__interpolate__init__f32_8c.html b/docs/DSP/html/arm__fir__interpolate__init__f32_8c.html new file mode 100644 index 0000000..cb452ed --- /dev/null +++ b/docs/DSP/html/arm__fir__interpolate__init__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_interpolate_init_f32.c File Reference +CMSIS-DSP: arm_fir_interpolate_init_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_interpolate_init_f32.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_fir_interpolate_init_f32 (arm_fir_interpolate_instance_f32 *S, uint8_t L, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize)
 Initialization function for the floating-point FIR interpolator. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__interpolate__init__q15_8c.html b/docs/DSP/html/arm__fir__interpolate__init__q15_8c.html new file mode 100644 index 0000000..6c4048d --- /dev/null +++ b/docs/DSP/html/arm__fir__interpolate__init__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_interpolate_init_q15.c File Reference +CMSIS-DSP: arm_fir_interpolate_init_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_interpolate_init_q15.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_fir_interpolate_init_q15 (arm_fir_interpolate_instance_q15 *S, uint8_t L, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize)
 Initialization function for the Q15 FIR interpolator. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__interpolate__init__q31_8c.html b/docs/DSP/html/arm__fir__interpolate__init__q31_8c.html new file mode 100644 index 0000000..47c276b --- /dev/null +++ b/docs/DSP/html/arm__fir__interpolate__init__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_interpolate_init_q31.c File Reference +CMSIS-DSP: arm_fir_interpolate_init_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_interpolate_init_q31.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_fir_interpolate_init_q31 (arm_fir_interpolate_instance_q31 *S, uint8_t L, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize)
 Initialization function for the Q31 FIR interpolator. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__interpolate__q15_8c.html b/docs/DSP/html/arm__fir__interpolate__q15_8c.html new file mode 100644 index 0000000..ce4ae22 --- /dev/null +++ b/docs/DSP/html/arm__fir__interpolate__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_interpolate_q15.c File Reference +CMSIS-DSP: arm_fir_interpolate_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_interpolate_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_interpolate_q15 (const arm_fir_interpolate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 FIR interpolator. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__interpolate__q31_8c.html b/docs/DSP/html/arm__fir__interpolate__q31_8c.html new file mode 100644 index 0000000..9771126 --- /dev/null +++ b/docs/DSP/html/arm__fir__interpolate__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_interpolate_q31.c File Reference +CMSIS-DSP: arm_fir_interpolate_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_interpolate_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_interpolate_q31 (const arm_fir_interpolate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 FIR interpolator. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__lattice__f32_8c.html b/docs/DSP/html/arm__fir__lattice__f32_8c.html new file mode 100644 index 0000000..c23ec46 --- /dev/null +++ b/docs/DSP/html/arm__fir__lattice__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_lattice_f32.c File Reference +CMSIS-DSP: arm_fir_lattice_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_lattice_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_lattice_f32 (const arm_fir_lattice_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point FIR lattice filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__lattice__init__f32_8c.html b/docs/DSP/html/arm__fir__lattice__init__f32_8c.html new file mode 100644 index 0000000..f88ab19 --- /dev/null +++ b/docs/DSP/html/arm__fir__lattice__init__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_lattice_init_f32.c File Reference +CMSIS-DSP: arm_fir_lattice_init_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_lattice_init_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_lattice_init_f32 (arm_fir_lattice_instance_f32 *S, uint16_t numStages, float32_t *pCoeffs, float32_t *pState)
 Initialization function for the floating-point FIR lattice filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__lattice__init__q15_8c.html b/docs/DSP/html/arm__fir__lattice__init__q15_8c.html new file mode 100644 index 0000000..13ae226 --- /dev/null +++ b/docs/DSP/html/arm__fir__lattice__init__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_lattice_init_q15.c File Reference +CMSIS-DSP: arm_fir_lattice_init_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_lattice_init_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_lattice_init_q15 (arm_fir_lattice_instance_q15 *S, uint16_t numStages, q15_t *pCoeffs, q15_t *pState)
 Initialization function for the Q15 FIR lattice filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__lattice__init__q31_8c.html b/docs/DSP/html/arm__fir__lattice__init__q31_8c.html new file mode 100644 index 0000000..68c17cf --- /dev/null +++ b/docs/DSP/html/arm__fir__lattice__init__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_lattice_init_q31.c File Reference +CMSIS-DSP: arm_fir_lattice_init_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_lattice_init_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_lattice_init_q31 (arm_fir_lattice_instance_q31 *S, uint16_t numStages, q31_t *pCoeffs, q31_t *pState)
 Initialization function for the Q31 FIR lattice filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__lattice__q15_8c.html b/docs/DSP/html/arm__fir__lattice__q15_8c.html new file mode 100644 index 0000000..a219282 --- /dev/null +++ b/docs/DSP/html/arm__fir__lattice__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_lattice_q15.c File Reference +CMSIS-DSP: arm_fir_lattice_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_lattice_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_lattice_q15 (const arm_fir_lattice_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 FIR lattice filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__lattice__q31_8c.html b/docs/DSP/html/arm__fir__lattice__q31_8c.html new file mode 100644 index 0000000..7863ce2 --- /dev/null +++ b/docs/DSP/html/arm__fir__lattice__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_lattice_q31.c File Reference +CMSIS-DSP: arm_fir_lattice_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_lattice_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_lattice_q31 (const arm_fir_lattice_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 FIR lattice filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__q15_8c.html b/docs/DSP/html/arm__fir__q15_8c.html new file mode 100644 index 0000000..b95b33a --- /dev/null +++ b/docs/DSP/html/arm__fir__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_q15.c File Reference +CMSIS-DSP: arm_fir_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_q15 (const arm_fir_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 FIR filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__q31_8c.html b/docs/DSP/html/arm__fir__q31_8c.html new file mode 100644 index 0000000..84d1d25 --- /dev/null +++ b/docs/DSP/html/arm__fir__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_q31.c File Reference +CMSIS-DSP: arm_fir_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_q31 (const arm_fir_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 FIR filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__q7_8c.html b/docs/DSP/html/arm__fir__q7_8c.html new file mode 100644 index 0000000..41c8636 --- /dev/null +++ b/docs/DSP/html/arm__fir__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_q7.c File Reference +CMSIS-DSP: arm_fir_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_q7 (const arm_fir_instance_q7 *S, q7_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Processing function for the Q7 FIR filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__sparse__f32_8c.html b/docs/DSP/html/arm__fir__sparse__f32_8c.html new file mode 100644 index 0000000..9fa827c --- /dev/null +++ b/docs/DSP/html/arm__fir__sparse__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_sparse_f32.c File Reference +CMSIS-DSP: arm_fir_sparse_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_sparse_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_sparse_f32 (arm_fir_sparse_instance_f32 *S, float32_t *pSrc, float32_t *pDst, float32_t *pScratchIn, uint32_t blockSize)
 Processing function for the floating-point sparse FIR filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__sparse__init__f32_8c.html b/docs/DSP/html/arm__fir__sparse__init__f32_8c.html new file mode 100644 index 0000000..04d4713 --- /dev/null +++ b/docs/DSP/html/arm__fir__sparse__init__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_sparse_init_f32.c File Reference +CMSIS-DSP: arm_fir_sparse_init_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_sparse_init_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_sparse_init_f32 (arm_fir_sparse_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize)
 Initialization function for the floating-point sparse FIR filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__sparse__init__q15_8c.html b/docs/DSP/html/arm__fir__sparse__init__q15_8c.html new file mode 100644 index 0000000..e649deb --- /dev/null +++ b/docs/DSP/html/arm__fir__sparse__init__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_sparse_init_q15.c File Reference +CMSIS-DSP: arm_fir_sparse_init_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_sparse_init_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_sparse_init_q15 (arm_fir_sparse_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize)
 Initialization function for the Q15 sparse FIR filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__sparse__init__q31_8c.html b/docs/DSP/html/arm__fir__sparse__init__q31_8c.html new file mode 100644 index 0000000..66f0ac6 --- /dev/null +++ b/docs/DSP/html/arm__fir__sparse__init__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_sparse_init_q31.c File Reference +CMSIS-DSP: arm_fir_sparse_init_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_sparse_init_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_sparse_init_q31 (arm_fir_sparse_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize)
 Initialization function for the Q31 sparse FIR filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__sparse__init__q7_8c.html b/docs/DSP/html/arm__fir__sparse__init__q7_8c.html new file mode 100644 index 0000000..08f1a68 --- /dev/null +++ b/docs/DSP/html/arm__fir__sparse__init__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_sparse_init_q7.c File Reference +CMSIS-DSP: arm_fir_sparse_init_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_sparse_init_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_sparse_init_q7 (arm_fir_sparse_instance_q7 *S, uint16_t numTaps, q7_t *pCoeffs, q7_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize)
 Initialization function for the Q7 sparse FIR filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__sparse__q15_8c.html b/docs/DSP/html/arm__fir__sparse__q15_8c.html new file mode 100644 index 0000000..e2b502b --- /dev/null +++ b/docs/DSP/html/arm__fir__sparse__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_sparse_q15.c File Reference +CMSIS-DSP: arm_fir_sparse_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_sparse_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_sparse_q15 (arm_fir_sparse_instance_q15 *S, q15_t *pSrc, q15_t *pDst, q15_t *pScratchIn, q31_t *pScratchOut, uint32_t blockSize)
 Processing function for the Q15 sparse FIR filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__sparse__q31_8c.html b/docs/DSP/html/arm__fir__sparse__q31_8c.html new file mode 100644 index 0000000..267e0e9 --- /dev/null +++ b/docs/DSP/html/arm__fir__sparse__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_sparse_q31.c File Reference +CMSIS-DSP: arm_fir_sparse_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_sparse_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_sparse_q31 (arm_fir_sparse_instance_q31 *S, q31_t *pSrc, q31_t *pDst, q31_t *pScratchIn, uint32_t blockSize)
 Processing function for the Q31 sparse FIR filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__fir__sparse__q7_8c.html b/docs/DSP/html/arm__fir__sparse__q7_8c.html new file mode 100644 index 0000000..7f6ae61 --- /dev/null +++ b/docs/DSP/html/arm__fir__sparse__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_fir_sparse_q7.c File Reference +CMSIS-DSP: arm_fir_sparse_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_fir_sparse_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_fir_sparse_q7 (arm_fir_sparse_instance_q7 *S, q7_t *pSrc, q7_t *pDst, q7_t *pScratchIn, q31_t *pScratchOut, uint32_t blockSize)
 Processing function for the Q7 sparse FIR filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__float__to__q15_8c.html b/docs/DSP/html/arm__float__to__q15_8c.html new file mode 100644 index 0000000..0acbfed --- /dev/null +++ b/docs/DSP/html/arm__float__to__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_float_to_q15.c File Reference +CMSIS-DSP: arm_float_to_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_float_to_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_float_to_q15 (float32_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Converts the elements of the floating-point vector to Q15 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__float__to__q31_8c.html b/docs/DSP/html/arm__float__to__q31_8c.html new file mode 100644 index 0000000..c797090 --- /dev/null +++ b/docs/DSP/html/arm__float__to__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_float_to_q31.c File Reference +CMSIS-DSP: arm_float_to_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_float_to_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_float_to_q31 (float32_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Converts the elements of the floating-point vector to Q31 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__float__to__q7_8c.html b/docs/DSP/html/arm__float__to__q7_8c.html new file mode 100644 index 0000000..8ae3489 --- /dev/null +++ b/docs/DSP/html/arm__float__to__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_float_to_q7.c File Reference +CMSIS-DSP: arm_float_to_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_float_to_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_float_to_q7 (float32_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Converts the elements of the floating-point vector to Q7 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__graphic__equalizer__data_8c.html b/docs/DSP/html/arm__graphic__equalizer__data_8c.html new file mode 100644 index 0000000..ec323b5 --- /dev/null +++ b/docs/DSP/html/arm__graphic__equalizer__data_8c.html @@ -0,0 +1,164 @@ + + + + + +arm_graphic_equalizer_data.c File Reference +CMSIS-DSP: arm_graphic_equalizer_data.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
arm_graphic_equalizer_data.c File Reference
+
+
+ + + + + + +

+Variables

float32_t testRefOutput_f32 [320]
 
float32_t testInput_f32 [320]
 
+

Variable Documentation

+ +
+
+ + + + +
float32_t testInput_f32[320]
+
+ +
+
+ +
+
+ + + + +
float32_t testRefOutput_f32[320]
+
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__graphic__equalizer__example_2Abstract_8txt.html b/docs/DSP/html/arm__graphic__equalizer__example_2Abstract_8txt.html new file mode 100644 index 0000000..75d6737 --- /dev/null +++ b/docs/DSP/html/arm__graphic__equalizer__example_2Abstract_8txt.html @@ -0,0 +1,168 @@ + + + + + +Abstract.txt File Reference +CMSIS-DSP: Abstract.txt File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
Abstract.txt File Reference
+
+
+ + + + + + +

+Variables

CMSIS DSP_Lib example
+arm_graphic_equalizer_example
+for Cortex 		M0
 
CMSIS DSP_Lib example
+arm_graphic_equalizer_example
+for Cortex Cortex 		M3
 
+

Variable Documentation

+ +
+
+ + + + +
CMSIS DSP_Lib example arm_graphic_equalizer_example for Cortex M0
+
+ +
+
+ +
+
+ + + + +
CMSIS DSP_Lib example arm_graphic_equalizer_example for Cortex Cortex M3
+
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__graphic__equalizer__example_2math__helper_8c.html b/docs/DSP/html/arm__graphic__equalizer__example_2math__helper_8c.html new file mode 100644 index 0000000..afb7375 --- /dev/null +++ b/docs/DSP/html/arm__graphic__equalizer__example_2math__helper_8c.html @@ -0,0 +1,763 @@ + + + + + +math_helper.c File Reference +CMSIS-DSP: math_helper.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_graphic_equalizer_example/math_helper.c File Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

float arm_snr_f32 (float *pRef, float *pTest, uint32_t buffSize)
 Caluclation of SNR. More...
 
void arm_provide_guard_bits_q15 (q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_float_to_q12_20 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed in q12.20 format. More...
 
uint32_t arm_compare_fixed_q15 (q15_t *pIn, q15_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
uint32_t arm_compare_fixed_q31 (q31_t *pIn, q31_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
void arm_provide_guard_bits_q31 (q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_provide_guard_bits_q7 (q7_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
uint32_t arm_calc_guard_bits (uint32_t num_adds)
 Caluclates number of guard bits. More...
 
void arm_apply_guard_bits (float32_t *pIn, uint32_t numSamples, uint32_t guard_bits)
 Apply guard bits to buffer. More...
 
uint32_t arm_calc_2pow (uint32_t numShifts)
 Calculates pow(2, numShifts) More...
 
void arm_float_to_q14 (float *pIn, q15_t *pOut, uint32_t numSamples)
 Converts float to fixed q14. More...
 
void arm_float_to_q30 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_float_to_q29 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_float_to_q28 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q28 format. More...
 
void arm_clip_f32 (float *pIn, uint32_t numSamples)
 Clip the float values to +/- 1. More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_apply_guard_bits (float32_t * pIn,
uint32_t numSamples,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]pInpointer to input buffer
[in]numSamplesnumber of samples in the input buffer
[in]guard_bitsguard bits
+
+
+
Returns
none
+ +

References arm_calc_2pow().

+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_2pow (uint32_t numShifts)
+
+
Parameters
+ + +
[in]numShiftsnumber of shifts
+
+
+
Returns
pow(2, numShifts)
+ +

Referenced by arm_apply_guard_bits().

+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_guard_bits (uint32_t num_adds)
+
+
Parameters
+ + +
[in]num_addsnumber of additions
+
+
+
Returns
guard bits The function Caluclates the number of guard bits depending on the numtaps
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_clip_f32 (float * pIn,
uint32_t numSamples 
)
+
+
Parameters
+ + + +
[in,out]pIninput buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q15 (q15_t * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q31 (q31_t * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q12_20 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to outputbuffer
[in]numSamplesnumber of samples in the input buffer
+
+
+
Returns
none The function converts floating point values to fixed point(q12.20) values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q14 (float * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q28 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q29 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q30 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q15 (q15_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q31 (q31_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q7 (q7_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
float arm_snr_f32 (float * pRef,
float * pTest,
uint32_t buffSize 
)
+
+
Parameters
+ + + + +
[in]pRefPointer to the reference buffer
[in]pTestPointer to the test buffer
[in]buffSizetotal number of samples
+
+
+
Returns
SNR The function Caluclates signal to noise ratio for the reference output and test output
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__graphic__equalizer__example_2math__helper_8h.html b/docs/DSP/html/arm__graphic__equalizer__example_2math__helper_8h.html new file mode 100644 index 0000000..22d5007 --- /dev/null +++ b/docs/DSP/html/arm__graphic__equalizer__example_2math__helper_8h.html @@ -0,0 +1,709 @@ + + + + + +math_helper.h File Reference +CMSIS-DSP: math_helper.h File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_graphic_equalizer_example/math_helper.h File Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

float arm_snr_f32 (float *pRef, float *pTest, uint32_t buffSize)
 Caluclation of SNR. More...
 
void arm_float_to_q12_20 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed in q12.20 format. More...
 
void arm_provide_guard_bits_q15 (q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_provide_guard_bits_q31 (q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_float_to_q14 (float *pIn, q15_t *pOut, uint32_t numSamples)
 Converts float to fixed q14. More...
 
void arm_float_to_q29 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_float_to_q28 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q28 format. More...
 
void arm_float_to_q30 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_clip_f32 (float *pIn, uint32_t numSamples)
 Clip the float values to +/- 1. More...
 
uint32_t arm_calc_guard_bits (uint32_t num_adds)
 Caluclates number of guard bits. More...
 
void arm_apply_guard_bits (float32_t *pIn, uint32_t numSamples, uint32_t guard_bits)
 Apply guard bits to buffer. More...
 
uint32_t arm_compare_fixed_q15 (q15_t *pIn, q15_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
uint32_t arm_compare_fixed_q31 (q31_t *pIn, q31_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
uint32_t arm_calc_2pow (uint32_t guard_bits)
 Calculates pow(2, numShifts) More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_apply_guard_bits (float32_t * pIn,
uint32_t numSamples,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]pInpointer to input buffer
[in]numSamplesnumber of samples in the input buffer
[in]guard_bitsguard bits
+
+
+
Returns
none
+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_2pow (uint32_t numShifts)
+
+
Parameters
+ + +
[in]numShiftsnumber of shifts
+
+
+
Returns
pow(2, numShifts)
+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_guard_bits (uint32_t num_adds)
+
+
Parameters
+ + +
[in]num_addsnumber of additions
+
+
+
Returns
guard bits The function Caluclates the number of guard bits depending on the numtaps
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_clip_f32 (float * pIn,
uint32_t numSamples 
)
+
+
Parameters
+ + + +
[in,out]pIninput buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q15 (q15_t * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q31 (q31_t * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q12_20 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to outputbuffer
[in]numSamplesnumber of samples in the input buffer
+
+
+
Returns
none The function converts floating point values to fixed point(q12.20) values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q14 (float * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q28 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q29 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q30 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q15 (q15_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q31 (q31_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
float arm_snr_f32 (float * pRef,
float * pTest,
uint32_t buffSize 
)
+
+
Parameters
+ + + + +
[in]pRefPointer to the reference buffer
[in]pTestPointer to the test buffer
[in]buffSizetotal number of samples
+
+
+
Returns
SNR The function Caluclates signal to noise ratio for the reference output and test output
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__graphic__equalizer__example__q31_8c.html b/docs/DSP/html/arm__graphic__equalizer__example__q31_8c.html new file mode 100644 index 0000000..f396eaa --- /dev/null +++ b/docs/DSP/html/arm__graphic__equalizer__example__q31_8c.html @@ -0,0 +1,521 @@ + + + + + +arm_graphic_equalizer_example_q31.c File Reference +CMSIS-DSP: arm_graphic_equalizer_example_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Macros | +Functions | +Variables
+
+
arm_graphic_equalizer_example_q31.c File Reference
+
+
+ + + + + + + + + + + + +

+Macros

#define TESTLENGTH
 
#define BLOCKSIZE
 
#define NUMBLOCKS
 
#define NUMSTAGES
 
#define SNR_THRESHOLD_F32
 
+ + + +

+Functions

int32_t main (void)
 
+ + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Variables

float32_t testInput_f32 [TESTLENGTH]
 
static float32_t testOutput [TESTLENGTH]
 
float32_t testRefOutput_f32 [TESTLENGTH]
 
static q63_t biquadStateBand1Q31 [4 *2]
 
static q63_t biquadStateBand2Q31 [4 *2]
 
static q31_t biquadStateBand3Q31 [4 *2]
 
static q31_t biquadStateBand4Q31 [4 *2]
 
static q31_t biquadStateBand5Q31 [4 *2]
 
q31_t inputQ31 [BLOCKSIZE]
 
q31_t outputQ31 [BLOCKSIZE]
 
const q31_t coeffTable [950]
 
int gainDB [5]
 
float32_t snr
 
+

Macro Definition Documentation

+ +
+
+ + + + +
#define BLOCKSIZE
+
+
Examples:
arm_graphic_equalizer_example_q31.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
#define NUMBLOCKS
+
+
Examples:
arm_graphic_equalizer_example_q31.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
#define NUMSTAGES
+
+
Examples:
arm_graphic_equalizer_example_q31.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
#define SNR_THRESHOLD_F32
+
+
Examples:
arm_graphic_equalizer_example_q31.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
#define TESTLENGTH
+
+
Examples:
arm_graphic_equalizer_example_q31.c.
+
+

Referenced by main().

+ +
+
+

Function Documentation

+ +
+
+ + + + + + + + +
int32_t main (void )
+
+
Examples:
arm_graphic_equalizer_example_q31.c.
+
+

References arm_biquad_cas_df1_32x64_init_q31(), arm_biquad_cas_df1_32x64_q31(), arm_biquad_cascade_df1_init_q31(), arm_biquad_cascade_df1_q31(), arm_float_to_q31(), ARM_MATH_SUCCESS, ARM_MATH_TEST_FAILURE, arm_q31_to_float(), arm_scale_f32(), arm_scale_q31(), arm_snr_f32(), biquadStateBand1Q31, biquadStateBand2Q31, biquadStateBand3Q31, biquadStateBand4Q31, biquadStateBand5Q31, BLOCKSIZE, coeffTable, gainDB, inputQ31, NUMBLOCKS, NUMSTAGES, outputQ31, snr, SNR_THRESHOLD_F32, status, testInput_f32, TESTLENGTH, testOutput, and testRefOutput_f32.

+ +
+
+

Variable Documentation

+ +
+
+ + + + + +
+ + + + +
q63_t biquadStateBand1Q31[4 *2]
+ 		+static
+
+
Examples:
arm_graphic_equalizer_example_q31.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + + +
+ + + + +
q63_t biquadStateBand2Q31[4 *2]
+ 		+static
+
+
Examples:
arm_graphic_equalizer_example_q31.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + + +
+ + + + +
q31_t biquadStateBand3Q31[4 *2]
+ 		+static
+
+
Examples:
arm_graphic_equalizer_example_q31.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + + +
+ + + + +
q31_t biquadStateBand4Q31[4 *2]
+ 		+static
+
+
Examples:
arm_graphic_equalizer_example_q31.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + + +
+ + + + +
q31_t biquadStateBand5Q31[4 *2]
+ 		+static
+
+
Examples:
arm_graphic_equalizer_example_q31.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
const q31_t coeffTable[950]
+
+
Examples:
arm_graphic_equalizer_example_q31.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
int gainDB[5]
+
+
Examples:
arm_graphic_equalizer_example_q31.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
q31_t inputQ31[BLOCKSIZE]
+
+
Examples:
arm_graphic_equalizer_example_q31.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
q31_t outputQ31[BLOCKSIZE]
+
+
Examples:
arm_graphic_equalizer_example_q31.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t snr
+
+
Examples:
arm_graphic_equalizer_example_q31.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t testInput_f32[TESTLENGTH]
+
+
Examples:
arm_graphic_equalizer_example_q31.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + + +
+ + + + +
float32_t testOutput[TESTLENGTH]
+ 		+static
+
+
Examples:
arm_graphic_equalizer_example_q31.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t testRefOutput_f32[TESTLENGTH]
+
+
Examples:
arm_graphic_equalizer_example_q31.c.
+
+

Referenced by main().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__iir__lattice__f32_8c.html b/docs/DSP/html/arm__iir__lattice__f32_8c.html new file mode 100644 index 0000000..5f5a16f --- /dev/null +++ b/docs/DSP/html/arm__iir__lattice__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_iir_lattice_f32.c File Reference +CMSIS-DSP: arm_iir_lattice_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_iir_lattice_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_iir_lattice_f32 (const arm_iir_lattice_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point IIR lattice filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__iir__lattice__init__f32_8c.html b/docs/DSP/html/arm__iir__lattice__init__f32_8c.html new file mode 100644 index 0000000..5845edd --- /dev/null +++ b/docs/DSP/html/arm__iir__lattice__init__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_iir_lattice_init_f32.c File Reference +CMSIS-DSP: arm_iir_lattice_init_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_iir_lattice_init_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_iir_lattice_init_f32 (arm_iir_lattice_instance_f32 *S, uint16_t numStages, float32_t *pkCoeffs, float32_t *pvCoeffs, float32_t *pState, uint32_t blockSize)
 Initialization function for the floating-point IIR lattice filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__iir__lattice__init__q15_8c.html b/docs/DSP/html/arm__iir__lattice__init__q15_8c.html new file mode 100644 index 0000000..e1d5ba7 --- /dev/null +++ b/docs/DSP/html/arm__iir__lattice__init__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_iir_lattice_init_q15.c File Reference +CMSIS-DSP: arm_iir_lattice_init_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_iir_lattice_init_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_iir_lattice_init_q15 (arm_iir_lattice_instance_q15 *S, uint16_t numStages, q15_t *pkCoeffs, q15_t *pvCoeffs, q15_t *pState, uint32_t blockSize)
 Initialization function for the Q15 IIR lattice filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__iir__lattice__init__q31_8c.html b/docs/DSP/html/arm__iir__lattice__init__q31_8c.html new file mode 100644 index 0000000..64f5c95 --- /dev/null +++ b/docs/DSP/html/arm__iir__lattice__init__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_iir_lattice_init_q31.c File Reference +CMSIS-DSP: arm_iir_lattice_init_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_iir_lattice_init_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_iir_lattice_init_q31 (arm_iir_lattice_instance_q31 *S, uint16_t numStages, q31_t *pkCoeffs, q31_t *pvCoeffs, q31_t *pState, uint32_t blockSize)
 Initialization function for the Q31 IIR lattice filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__iir__lattice__q15_8c.html b/docs/DSP/html/arm__iir__lattice__q15_8c.html new file mode 100644 index 0000000..6965f20 --- /dev/null +++ b/docs/DSP/html/arm__iir__lattice__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_iir_lattice_q15.c File Reference +CMSIS-DSP: arm_iir_lattice_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_iir_lattice_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_iir_lattice_q15 (const arm_iir_lattice_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 IIR lattice filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__iir__lattice__q31_8c.html b/docs/DSP/html/arm__iir__lattice__q31_8c.html new file mode 100644 index 0000000..dca937f --- /dev/null +++ b/docs/DSP/html/arm__iir__lattice__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_iir_lattice_q31.c File Reference +CMSIS-DSP: arm_iir_lattice_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_iir_lattice_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_iir_lattice_q31 (const arm_iir_lattice_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 IIR lattice filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__linear__interp__data_8c.html b/docs/DSP/html/arm__linear__interp__data_8c.html new file mode 100644 index 0000000..63afc5d --- /dev/null +++ b/docs/DSP/html/arm__linear__interp__data_8c.html @@ -0,0 +1,152 @@ + + + + + +arm_linear_interp_data.c File Reference +CMSIS-DSP: arm_linear_interp_data.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
arm_linear_interp_data.c File Reference
+
+
+ + + + +

+Variables

float arm_linear_interep_table [188495]
 
+

Variable Documentation

+ +
+
+ + + + +
float arm_linear_interep_table[188495]
+
+ +

Referenced by main().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__linear__interp__example_2Abstract_8txt.html b/docs/DSP/html/arm__linear__interp__example_2Abstract_8txt.html new file mode 100644 index 0000000..fea01f9 --- /dev/null +++ b/docs/DSP/html/arm__linear__interp__example_2Abstract_8txt.html @@ -0,0 +1,168 @@ + + + + + +Abstract.txt File Reference +CMSIS-DSP: Abstract.txt File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
Abstract.txt File Reference
+
+
+ + + + + + +

+Variables

CMSIS DSP_Lib example
+arm_linear_interp_example for
+Cortex 		M0
 
CMSIS DSP_Lib example
+arm_linear_interp_example for
+Cortex Cortex 		M3
 
+

Variable Documentation

+ +
+
+ + + + +
CMSIS DSP_Lib example arm_linear_interp_example for Cortex M0
+
+ +
+
+ +
+
+ + + + +
CMSIS DSP_Lib example arm_linear_interp_example for Cortex Cortex M3
+
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__linear__interp__example_2math__helper_8c.html b/docs/DSP/html/arm__linear__interp__example_2math__helper_8c.html new file mode 100644 index 0000000..1abd8ff --- /dev/null +++ b/docs/DSP/html/arm__linear__interp__example_2math__helper_8c.html @@ -0,0 +1,763 @@ + + + + + +math_helper.c File Reference +CMSIS-DSP: math_helper.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_linear_interp_example/math_helper.c File Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

float arm_snr_f32 (float *pRef, float *pTest, uint32_t buffSize)
 Caluclation of SNR. More...
 
void arm_provide_guard_bits_q15 (q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_float_to_q12_20 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed in q12.20 format. More...
 
uint32_t arm_compare_fixed_q15 (q15_t *pIn, q15_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
uint32_t arm_compare_fixed_q31 (q31_t *pIn, q31_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
void arm_provide_guard_bits_q31 (q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_provide_guard_bits_q7 (q7_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
uint32_t arm_calc_guard_bits (uint32_t num_adds)
 Caluclates number of guard bits. More...
 
void arm_apply_guard_bits (float32_t *pIn, uint32_t numSamples, uint32_t guard_bits)
 Apply guard bits to buffer. More...
 
uint32_t arm_calc_2pow (uint32_t numShifts)
 Calculates pow(2, numShifts) More...
 
void arm_float_to_q14 (float *pIn, q15_t *pOut, uint32_t numSamples)
 Converts float to fixed q14. More...
 
void arm_float_to_q30 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_float_to_q29 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_float_to_q28 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q28 format. More...
 
void arm_clip_f32 (float *pIn, uint32_t numSamples)
 Clip the float values to +/- 1. More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_apply_guard_bits (float32_t * pIn,
uint32_t numSamples,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]pInpointer to input buffer
[in]numSamplesnumber of samples in the input buffer
[in]guard_bitsguard bits
+
+
+
Returns
none
+ +

References arm_calc_2pow().

+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_2pow (uint32_t numShifts)
+
+
Parameters
+ + +
[in]numShiftsnumber of shifts
+
+
+
Returns
pow(2, numShifts)
+ +

Referenced by arm_apply_guard_bits().

+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_guard_bits (uint32_t num_adds)
+
+
Parameters
+ + +
[in]num_addsnumber of additions
+
+
+
Returns
guard bits The function Caluclates the number of guard bits depending on the numtaps
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_clip_f32 (float * pIn,
uint32_t numSamples 
)
+
+
Parameters
+ + + +
[in,out]pIninput buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q15 (q15_t * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q31 (q31_t * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q12_20 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to outputbuffer
[in]numSamplesnumber of samples in the input buffer
+
+
+
Returns
none The function converts floating point values to fixed point(q12.20) values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q14 (float * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q28 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q29 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q30 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q15 (q15_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q31 (q31_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q7 (q7_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
float arm_snr_f32 (float * pRef,
float * pTest,
uint32_t buffSize 
)
+
+
Parameters
+ + + + +
[in]pRefPointer to the reference buffer
[in]pTestPointer to the test buffer
[in]buffSizetotal number of samples
+
+
+
Returns
SNR The function Caluclates signal to noise ratio for the reference output and test output
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__linear__interp__example_2math__helper_8h.html b/docs/DSP/html/arm__linear__interp__example_2math__helper_8h.html new file mode 100644 index 0000000..cb8b7cb --- /dev/null +++ b/docs/DSP/html/arm__linear__interp__example_2math__helper_8h.html @@ -0,0 +1,709 @@ + + + + + +math_helper.h File Reference +CMSIS-DSP: math_helper.h File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_linear_interp_example/math_helper.h File Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

float arm_snr_f32 (float *pRef, float *pTest, uint32_t buffSize)
 Caluclation of SNR. More...
 
void arm_float_to_q12_20 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed in q12.20 format. More...
 
void arm_provide_guard_bits_q15 (q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_provide_guard_bits_q31 (q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_float_to_q14 (float *pIn, q15_t *pOut, uint32_t numSamples)
 Converts float to fixed q14. More...
 
void arm_float_to_q29 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_float_to_q28 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q28 format. More...
 
void arm_float_to_q30 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_clip_f32 (float *pIn, uint32_t numSamples)
 Clip the float values to +/- 1. More...
 
uint32_t arm_calc_guard_bits (uint32_t num_adds)
 Caluclates number of guard bits. More...
 
void arm_apply_guard_bits (float32_t *pIn, uint32_t numSamples, uint32_t guard_bits)
 Apply guard bits to buffer. More...
 
uint32_t arm_compare_fixed_q15 (q15_t *pIn, q15_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
uint32_t arm_compare_fixed_q31 (q31_t *pIn, q31_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
uint32_t arm_calc_2pow (uint32_t guard_bits)
 Calculates pow(2, numShifts) More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_apply_guard_bits (float32_t * pIn,
uint32_t numSamples,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]pInpointer to input buffer
[in]numSamplesnumber of samples in the input buffer
[in]guard_bitsguard bits
+
+
+
Returns
none
+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_2pow (uint32_t numShifts)
+
+
Parameters
+ + +
[in]numShiftsnumber of shifts
+
+
+
Returns
pow(2, numShifts)
+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_guard_bits (uint32_t num_adds)
+
+
Parameters
+ + +
[in]num_addsnumber of additions
+
+
+
Returns
guard bits The function Caluclates the number of guard bits depending on the numtaps
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_clip_f32 (float * pIn,
uint32_t numSamples 
)
+
+
Parameters
+ + + +
[in,out]pIninput buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q15 (q15_t * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q31 (q31_t * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q12_20 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to outputbuffer
[in]numSamplesnumber of samples in the input buffer
+
+
+
Returns
none The function converts floating point values to fixed point(q12.20) values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q14 (float * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q28 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q29 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q30 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q15 (q15_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q31 (q31_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
float arm_snr_f32 (float * pRef,
float * pTest,
uint32_t buffSize 
)
+
+
Parameters
+ + + + +
[in]pRefPointer to the reference buffer
[in]pTestPointer to the test buffer
[in]buffSizetotal number of samples
+
+
+
Returns
SNR The function Caluclates signal to noise ratio for the reference output and test output
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__linear__interp__example__f32_8c.html b/docs/DSP/html/arm__linear__interp__example__f32_8c.html new file mode 100644 index 0000000..4683700 --- /dev/null +++ b/docs/DSP/html/arm__linear__interp__example__f32_8c.html @@ -0,0 +1,334 @@ + + + + + +arm_linear_interp_example_f32.c File Reference +CMSIS-DSP: arm_linear_interp_example_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Macros | +Functions | +Variables
+
+
arm_linear_interp_example_f32.c File Reference
+
+
+ + + + + + + + +

+Macros

#define SNR_THRESHOLD
 
#define TEST_LENGTH_SAMPLES
 
#define XSPACING
 
+ + + +

+Functions

int32_t main (void)
 
+ + + + + + + + + + + + + + + +

+Variables

float32_t testInputSin_f32 [TEST_LENGTH_SAMPLES]
 
float32_t testRefSinOutput32_f32 [TEST_LENGTH_SAMPLES]
 
float32_t testOutput [TEST_LENGTH_SAMPLES]
 
float32_t testLinIntOutput [TEST_LENGTH_SAMPLES]
 
float arm_linear_interep_table [188495]
 
float32_t snr1
 
float32_t snr2
 
+

Macro Definition Documentation

+ +
+
+ + + + +
#define SNR_THRESHOLD
+
+ +
+
+ +
+
+ + + + +
#define TEST_LENGTH_SAMPLES
+
+
Examples:
arm_linear_interp_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
#define XSPACING
+
+
Examples:
arm_linear_interp_example_f32.c.
+
+

Referenced by main().

+ +
+
+

Function Documentation

+ +
+
+ + + + + + + + +
int32_t main (void )
+
+
Examples:
arm_linear_interp_example_f32.c.
+
+

References arm_linear_interep_table, arm_linear_interp_f32(), ARM_MATH_SUCCESS, ARM_MATH_TEST_FAILURE, arm_sin_f32(), arm_snr_f32(), snr1, snr2, status, TEST_LENGTH_SAMPLES, testInputSin_f32, testLinIntOutput, testOutput, testRefSinOutput32_f32, and XSPACING.

+ +
+
+

Variable Documentation

+ +
+
+ + + + +
float arm_linear_interep_table[188495]
+
+
Examples:
arm_linear_interp_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t snr1
+
+
Examples:
arm_linear_interp_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t snr2
+
+
Examples:
arm_linear_interp_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t testInputSin_f32[TEST_LENGTH_SAMPLES]
+
+
Examples:
arm_linear_interp_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t testLinIntOutput[TEST_LENGTH_SAMPLES]
+
+
Examples:
arm_linear_interp_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t testOutput[TEST_LENGTH_SAMPLES]
+
+
Examples:
arm_linear_interp_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t testRefSinOutput32_f32[TEST_LENGTH_SAMPLES]
+
+
Examples:
arm_linear_interp_example_f32.c.
+
+

Referenced by main().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__lms__f32_8c.html b/docs/DSP/html/arm__lms__f32_8c.html new file mode 100644 index 0000000..d6a689e --- /dev/null +++ b/docs/DSP/html/arm__lms__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_lms_f32.c File Reference +CMSIS-DSP: arm_lms_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_lms_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_lms_f32 (const arm_lms_instance_f32 *S, float32_t *pSrc, float32_t *pRef, float32_t *pOut, float32_t *pErr, uint32_t blockSize)
 Processing function for floating-point LMS filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__lms__init__f32_8c.html b/docs/DSP/html/arm__lms__init__f32_8c.html new file mode 100644 index 0000000..53f6757 --- /dev/null +++ b/docs/DSP/html/arm__lms__init__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_lms_init_f32.c File Reference +CMSIS-DSP: arm_lms_init_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_lms_init_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_lms_init_f32 (arm_lms_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, float32_t mu, uint32_t blockSize)
 Initialization function for floating-point LMS filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__lms__init__q15_8c.html b/docs/DSP/html/arm__lms__init__q15_8c.html new file mode 100644 index 0000000..5222b22 --- /dev/null +++ b/docs/DSP/html/arm__lms__init__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_lms_init_q15.c File Reference +CMSIS-DSP: arm_lms_init_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_lms_init_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_lms_init_q15 (arm_lms_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, q15_t mu, uint32_t blockSize, uint32_t postShift)
 Initialization function for the Q15 LMS filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__lms__init__q31_8c.html b/docs/DSP/html/arm__lms__init__q31_8c.html new file mode 100644 index 0000000..c7a4e6c --- /dev/null +++ b/docs/DSP/html/arm__lms__init__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_lms_init_q31.c File Reference +CMSIS-DSP: arm_lms_init_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_lms_init_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_lms_init_q31 (arm_lms_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, q31_t mu, uint32_t blockSize, uint32_t postShift)
 Initialization function for Q31 LMS filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__lms__norm__f32_8c.html b/docs/DSP/html/arm__lms__norm__f32_8c.html new file mode 100644 index 0000000..02009ad --- /dev/null +++ b/docs/DSP/html/arm__lms__norm__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_lms_norm_f32.c File Reference +CMSIS-DSP: arm_lms_norm_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_lms_norm_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_lms_norm_f32 (arm_lms_norm_instance_f32 *S, float32_t *pSrc, float32_t *pRef, float32_t *pOut, float32_t *pErr, uint32_t blockSize)
 Processing function for floating-point normalized LMS filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__lms__norm__init__f32_8c.html b/docs/DSP/html/arm__lms__norm__init__f32_8c.html new file mode 100644 index 0000000..5de3fa4 --- /dev/null +++ b/docs/DSP/html/arm__lms__norm__init__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_lms_norm_init_f32.c File Reference +CMSIS-DSP: arm_lms_norm_init_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_lms_norm_init_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_lms_norm_init_f32 (arm_lms_norm_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, float32_t mu, uint32_t blockSize)
 Initialization function for floating-point normalized LMS filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__lms__norm__init__q15_8c.html b/docs/DSP/html/arm__lms__norm__init__q15_8c.html new file mode 100644 index 0000000..13af5c8 --- /dev/null +++ b/docs/DSP/html/arm__lms__norm__init__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_lms_norm_init_q15.c File Reference +CMSIS-DSP: arm_lms_norm_init_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_lms_norm_init_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_lms_norm_init_q15 (arm_lms_norm_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, q15_t mu, uint32_t blockSize, uint8_t postShift)
 Initialization function for Q15 normalized LMS filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__lms__norm__init__q31_8c.html b/docs/DSP/html/arm__lms__norm__init__q31_8c.html new file mode 100644 index 0000000..c9ef656 --- /dev/null +++ b/docs/DSP/html/arm__lms__norm__init__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_lms_norm_init_q31.c File Reference +CMSIS-DSP: arm_lms_norm_init_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_lms_norm_init_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_lms_norm_init_q31 (arm_lms_norm_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, q31_t mu, uint32_t blockSize, uint8_t postShift)
 Initialization function for Q31 normalized LMS filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__lms__norm__q15_8c.html b/docs/DSP/html/arm__lms__norm__q15_8c.html new file mode 100644 index 0000000..6c8c35c --- /dev/null +++ b/docs/DSP/html/arm__lms__norm__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_lms_norm_q15.c File Reference +CMSIS-DSP: arm_lms_norm_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_lms_norm_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_lms_norm_q15 (arm_lms_norm_instance_q15 *S, q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize)
 Processing function for Q15 normalized LMS filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__lms__norm__q31_8c.html b/docs/DSP/html/arm__lms__norm__q31_8c.html new file mode 100644 index 0000000..f1d14dd --- /dev/null +++ b/docs/DSP/html/arm__lms__norm__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_lms_norm_q31.c File Reference +CMSIS-DSP: arm_lms_norm_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_lms_norm_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_lms_norm_q31 (arm_lms_norm_instance_q31 *S, q31_t *pSrc, q31_t *pRef, q31_t *pOut, q31_t *pErr, uint32_t blockSize)
 Processing function for Q31 normalized LMS filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__lms__q15_8c.html b/docs/DSP/html/arm__lms__q15_8c.html new file mode 100644 index 0000000..9ca1c63 --- /dev/null +++ b/docs/DSP/html/arm__lms__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_lms_q15.c File Reference +CMSIS-DSP: arm_lms_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_lms_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_lms_q15 (const arm_lms_instance_q15 *S, q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize)
 Processing function for Q15 LMS filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__lms__q31_8c.html b/docs/DSP/html/arm__lms__q31_8c.html new file mode 100644 index 0000000..e6be838 --- /dev/null +++ b/docs/DSP/html/arm__lms__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_lms_q31.c File Reference +CMSIS-DSP: arm_lms_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_lms_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_lms_q31 (const arm_lms_instance_q31 *S, q31_t *pSrc, q31_t *pRef, q31_t *pOut, q31_t *pErr, uint32_t blockSize)
 Processing function for Q31 LMS filter. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__add__f32_8c.html b/docs/DSP/html/arm__mat__add__f32_8c.html new file mode 100644 index 0000000..d9a7d7a --- /dev/null +++ b/docs/DSP/html/arm__mat__add__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_add_f32.c File Reference +CMSIS-DSP: arm_mat_add_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_add_f32.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_add_f32 (const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst)
 Floating-point matrix addition. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__add__q15_8c.html b/docs/DSP/html/arm__mat__add__q15_8c.html new file mode 100644 index 0000000..f5a50d5 --- /dev/null +++ b/docs/DSP/html/arm__mat__add__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_add_q15.c File Reference +CMSIS-DSP: arm_mat_add_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_add_q15.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_add_q15 (const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst)
 Q15 matrix addition. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__add__q31_8c.html b/docs/DSP/html/arm__mat__add__q31_8c.html new file mode 100644 index 0000000..bc512c0 --- /dev/null +++ b/docs/DSP/html/arm__mat__add__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_add_q31.c File Reference +CMSIS-DSP: arm_mat_add_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_add_q31.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_add_q31 (const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst)
 Q31 matrix addition. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__cmplx__mult__f32_8c.html b/docs/DSP/html/arm__mat__cmplx__mult__f32_8c.html new file mode 100644 index 0000000..cdb3bfb --- /dev/null +++ b/docs/DSP/html/arm__mat__cmplx__mult__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_cmplx_mult_f32.c File Reference +CMSIS-DSP: arm_mat_cmplx_mult_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_cmplx_mult_f32.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_cmplx_mult_f32 (const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst)
 Floating-point Complex matrix multiplication. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__cmplx__mult__q15_8c.html b/docs/DSP/html/arm__mat__cmplx__mult__q15_8c.html new file mode 100644 index 0000000..864c556 --- /dev/null +++ b/docs/DSP/html/arm__mat__cmplx__mult__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_cmplx_mult_q15.c File Reference +CMSIS-DSP: arm_mat_cmplx_mult_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_cmplx_mult_q15.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_cmplx_mult_q15 (const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pScratch)
 Q15 Complex matrix multiplication. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__cmplx__mult__q31_8c.html b/docs/DSP/html/arm__mat__cmplx__mult__q31_8c.html new file mode 100644 index 0000000..f19040e --- /dev/null +++ b/docs/DSP/html/arm__mat__cmplx__mult__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_cmplx_mult_q31.c File Reference +CMSIS-DSP: arm_mat_cmplx_mult_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_cmplx_mult_q31.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_cmplx_mult_q31 (const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst)
 Q31 Complex matrix multiplication. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__init__f32_8c.html b/docs/DSP/html/arm__mat__init__f32_8c.html new file mode 100644 index 0000000..a3e879b --- /dev/null +++ b/docs/DSP/html/arm__mat__init__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_init_f32.c File Reference +CMSIS-DSP: arm_mat_init_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_init_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_mat_init_f32 (arm_matrix_instance_f32 *S, uint16_t nRows, uint16_t nColumns, float32_t *pData)
 Floating-point matrix initialization. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__init__q15_8c.html b/docs/DSP/html/arm__mat__init__q15_8c.html new file mode 100644 index 0000000..f7b76f8 --- /dev/null +++ b/docs/DSP/html/arm__mat__init__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_init_q15.c File Reference +CMSIS-DSP: arm_mat_init_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_init_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_mat_init_q15 (arm_matrix_instance_q15 *S, uint16_t nRows, uint16_t nColumns, q15_t *pData)
 Q15 matrix initialization. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__init__q31_8c.html b/docs/DSP/html/arm__mat__init__q31_8c.html new file mode 100644 index 0000000..ad7edfc --- /dev/null +++ b/docs/DSP/html/arm__mat__init__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_init_q31.c File Reference +CMSIS-DSP: arm_mat_init_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_init_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_mat_init_q31 (arm_matrix_instance_q31 *S, uint16_t nRows, uint16_t nColumns, q31_t *pData)
 Q31 matrix initialization. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__inverse__f32_8c.html b/docs/DSP/html/arm__mat__inverse__f32_8c.html new file mode 100644 index 0000000..fceb019 --- /dev/null +++ b/docs/DSP/html/arm__mat__inverse__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_inverse_f32.c File Reference +CMSIS-DSP: arm_mat_inverse_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_inverse_f32.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_inverse_f32 (const arm_matrix_instance_f32 *pSrc, arm_matrix_instance_f32 *pDst)
 Floating-point matrix inverse. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__inverse__f64_8c.html b/docs/DSP/html/arm__mat__inverse__f64_8c.html new file mode 100644 index 0000000..cc377cc --- /dev/null +++ b/docs/DSP/html/arm__mat__inverse__f64_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_inverse_f64.c File Reference +CMSIS-DSP: arm_mat_inverse_f64.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_inverse_f64.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_inverse_f64 (const arm_matrix_instance_f64 *pSrc, arm_matrix_instance_f64 *pDst)
 Floating-point matrix inverse. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__mult__f32_8c.html b/docs/DSP/html/arm__mat__mult__f32_8c.html new file mode 100644 index 0000000..f7161c2 --- /dev/null +++ b/docs/DSP/html/arm__mat__mult__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_mult_f32.c File Reference +CMSIS-DSP: arm_mat_mult_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_mult_f32.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_mult_f32 (const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst)
 Floating-point matrix multiplication. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__mult__fast__q15_8c.html b/docs/DSP/html/arm__mat__mult__fast__q15_8c.html new file mode 100644 index 0000000..c29b083 --- /dev/null +++ b/docs/DSP/html/arm__mat__mult__fast__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_mult_fast_q15.c File Reference +CMSIS-DSP: arm_mat_mult_fast_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_mult_fast_q15.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_mult_fast_q15 (const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pState)
 Q15 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__mult__fast__q31_8c.html b/docs/DSP/html/arm__mat__mult__fast__q31_8c.html new file mode 100644 index 0000000..d3f5a93 --- /dev/null +++ b/docs/DSP/html/arm__mat__mult__fast__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_mult_fast_q31.c File Reference +CMSIS-DSP: arm_mat_mult_fast_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_mult_fast_q31.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_mult_fast_q31 (const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst)
 Q31 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__mult__q15_8c.html b/docs/DSP/html/arm__mat__mult__q15_8c.html new file mode 100644 index 0000000..a559f87 --- /dev/null +++ b/docs/DSP/html/arm__mat__mult__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_mult_q15.c File Reference +CMSIS-DSP: arm_mat_mult_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_mult_q15.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_mult_q15 (const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pState)
 Q15 matrix multiplication. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__mult__q31_8c.html b/docs/DSP/html/arm__mat__mult__q31_8c.html new file mode 100644 index 0000000..a3234f1 --- /dev/null +++ b/docs/DSP/html/arm__mat__mult__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_mult_q31.c File Reference +CMSIS-DSP: arm_mat_mult_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_mult_q31.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_mult_q31 (const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst)
 Q31 matrix multiplication. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__scale__f32_8c.html b/docs/DSP/html/arm__mat__scale__f32_8c.html new file mode 100644 index 0000000..0770dd4 --- /dev/null +++ b/docs/DSP/html/arm__mat__scale__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_scale_f32.c File Reference +CMSIS-DSP: arm_mat_scale_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_scale_f32.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_scale_f32 (const arm_matrix_instance_f32 *pSrc, float32_t scale, arm_matrix_instance_f32 *pDst)
 Floating-point matrix scaling. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__scale__q15_8c.html b/docs/DSP/html/arm__mat__scale__q15_8c.html new file mode 100644 index 0000000..0d47973 --- /dev/null +++ b/docs/DSP/html/arm__mat__scale__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_scale_q15.c File Reference +CMSIS-DSP: arm_mat_scale_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_scale_q15.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_scale_q15 (const arm_matrix_instance_q15 *pSrc, q15_t scaleFract, int32_t shift, arm_matrix_instance_q15 *pDst)
 Q15 matrix scaling. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__scale__q31_8c.html b/docs/DSP/html/arm__mat__scale__q31_8c.html new file mode 100644 index 0000000..ac4ebd5 --- /dev/null +++ b/docs/DSP/html/arm__mat__scale__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_scale_q31.c File Reference +CMSIS-DSP: arm_mat_scale_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_scale_q31.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_scale_q31 (const arm_matrix_instance_q31 *pSrc, q31_t scaleFract, int32_t shift, arm_matrix_instance_q31 *pDst)
 Q31 matrix scaling. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__sub__f32_8c.html b/docs/DSP/html/arm__mat__sub__f32_8c.html new file mode 100644 index 0000000..8ead3ff --- /dev/null +++ b/docs/DSP/html/arm__mat__sub__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_sub_f32.c File Reference +CMSIS-DSP: arm_mat_sub_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_sub_f32.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_sub_f32 (const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst)
 Floating-point matrix subtraction. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__sub__q15_8c.html b/docs/DSP/html/arm__mat__sub__q15_8c.html new file mode 100644 index 0000000..aa1a161 --- /dev/null +++ b/docs/DSP/html/arm__mat__sub__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_sub_q15.c File Reference +CMSIS-DSP: arm_mat_sub_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_sub_q15.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_sub_q15 (const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst)
 Q15 matrix subtraction. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__sub__q31_8c.html b/docs/DSP/html/arm__mat__sub__q31_8c.html new file mode 100644 index 0000000..9544e3d --- /dev/null +++ b/docs/DSP/html/arm__mat__sub__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_sub_q31.c File Reference +CMSIS-DSP: arm_mat_sub_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_sub_q31.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_sub_q31 (const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst)
 Q31 matrix subtraction. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__trans__f32_8c.html b/docs/DSP/html/arm__mat__trans__f32_8c.html new file mode 100644 index 0000000..e541c67 --- /dev/null +++ b/docs/DSP/html/arm__mat__trans__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_trans_f32.c File Reference +CMSIS-DSP: arm_mat_trans_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_trans_f32.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_trans_f32 (const arm_matrix_instance_f32 *pSrc, arm_matrix_instance_f32 *pDst)
 Floating-point matrix transpose. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__trans__q15_8c.html b/docs/DSP/html/arm__mat__trans__q15_8c.html new file mode 100644 index 0000000..6512a06 --- /dev/null +++ b/docs/DSP/html/arm__mat__trans__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_trans_q15.c File Reference +CMSIS-DSP: arm_mat_trans_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_trans_q15.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_trans_q15 (const arm_matrix_instance_q15 *pSrc, arm_matrix_instance_q15 *pDst)
 Q15 matrix transpose. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mat__trans__q31_8c.html b/docs/DSP/html/arm__mat__trans__q31_8c.html new file mode 100644 index 0000000..8a6e782 --- /dev/null +++ b/docs/DSP/html/arm__mat__trans__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mat_trans_q31.c File Reference +CMSIS-DSP: arm_mat_trans_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mat_trans_q31.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_mat_trans_q31 (const arm_matrix_instance_q31 *pSrc, arm_matrix_instance_q31 *pDst)
 Q31 matrix transpose. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__math_8h.html b/docs/DSP/html/arm__math_8h.html new file mode 100644 index 0000000..87d6fea --- /dev/null +++ b/docs/DSP/html/arm__math_8h.html @@ -0,0 +1,3283 @@ + + + + + +arm_math.h File Reference +CMSIS-DSP: arm_math.h File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Data Structures | +Macros | +Typedefs | +Enumerations | +Functions
+
+
arm_math.h File Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Data Structures

struct  arm_fir_instance_q7
 Instance structure for the Q7 FIR filter. More...
 
struct  arm_fir_instance_q15
 Instance structure for the Q15 FIR filter. More...
 
struct  arm_fir_instance_q31
 Instance structure for the Q31 FIR filter. More...
 
struct  arm_fir_instance_f32
 Instance structure for the floating-point FIR filter. More...
 
struct  arm_biquad_casd_df1_inst_q15
 Instance structure for the Q15 Biquad cascade filter. More...
 
struct  arm_biquad_casd_df1_inst_q31
 Instance structure for the Q31 Biquad cascade filter. More...
 
struct  arm_biquad_casd_df1_inst_f32
 Instance structure for the floating-point Biquad cascade filter. More...
 
struct  arm_matrix_instance_f32
 Instance structure for the floating-point matrix structure. More...
 
struct  arm_matrix_instance_f64
 Instance structure for the floating-point matrix structure. More...
 
struct  arm_matrix_instance_q15
 Instance structure for the Q15 matrix structure. More...
 
struct  arm_matrix_instance_q31
 Instance structure for the Q31 matrix structure. More...
 
struct  arm_pid_instance_q15
 Instance structure for the Q15 PID Control. More...
 
struct  arm_pid_instance_q31
 Instance structure for the Q31 PID Control. More...
 
struct  arm_pid_instance_f32
 Instance structure for the floating-point PID Control. More...
 
struct  arm_linear_interp_instance_f32
 Instance structure for the floating-point Linear Interpolate function. More...
 
struct  arm_bilinear_interp_instance_f32
 Instance structure for the floating-point bilinear interpolation function. More...
 
struct  arm_bilinear_interp_instance_q31
 Instance structure for the Q31 bilinear interpolation function. More...
 
struct  arm_bilinear_interp_instance_q15
 Instance structure for the Q15 bilinear interpolation function. More...
 
struct  arm_bilinear_interp_instance_q7
 Instance structure for the Q15 bilinear interpolation function. More...
 
struct  arm_cfft_radix2_instance_q15
 Instance structure for the Q15 CFFT/CIFFT function. More...
 
struct  arm_cfft_radix4_instance_q15
 Instance structure for the Q15 CFFT/CIFFT function. More...
 
struct  arm_cfft_radix2_instance_q31
 Instance structure for the Radix-2 Q31 CFFT/CIFFT function. More...
 
struct  arm_cfft_radix4_instance_q31
 Instance structure for the Q31 CFFT/CIFFT function. More...
 
struct  arm_cfft_radix2_instance_f32
 Instance structure for the floating-point CFFT/CIFFT function. More...
 
struct  arm_cfft_radix4_instance_f32
 Instance structure for the floating-point CFFT/CIFFT function. More...
 
struct  arm_cfft_instance_q15
 Instance structure for the fixed-point CFFT/CIFFT function. More...
 
struct  arm_cfft_instance_q31
 Instance structure for the fixed-point CFFT/CIFFT function. More...
 
struct  arm_cfft_instance_f32
 Instance structure for the floating-point CFFT/CIFFT function. More...
 
struct  arm_rfft_instance_q15
 Instance structure for the Q15 RFFT/RIFFT function. More...
 
struct  arm_rfft_instance_q31
 Instance structure for the Q31 RFFT/RIFFT function. More...
 
struct  arm_rfft_instance_f32
 Instance structure for the floating-point RFFT/RIFFT function. More...
 
struct  arm_rfft_fast_instance_f32
 Instance structure for the floating-point RFFT/RIFFT function. More...
 
struct  arm_dct4_instance_f32
 Instance structure for the floating-point DCT4/IDCT4 function. More...
 
struct  arm_dct4_instance_q31
 Instance structure for the Q31 DCT4/IDCT4 function. More...
 
struct  arm_dct4_instance_q15
 Instance structure for the Q15 DCT4/IDCT4 function. More...
 
struct  arm_fir_decimate_instance_q15
 Instance structure for the Q15 FIR decimator. More...
 
struct  arm_fir_decimate_instance_q31
 Instance structure for the Q31 FIR decimator. More...
 
struct  arm_fir_decimate_instance_f32
 Instance structure for the floating-point FIR decimator. More...
 
struct  arm_fir_interpolate_instance_q15
 Instance structure for the Q15 FIR interpolator. More...
 
struct  arm_fir_interpolate_instance_q31
 Instance structure for the Q31 FIR interpolator. More...
 
struct  arm_fir_interpolate_instance_f32
 Instance structure for the floating-point FIR interpolator. More...
 
struct  arm_biquad_cas_df1_32x64_ins_q31
 Instance structure for the high precision Q31 Biquad cascade filter. More...
 
struct  arm_biquad_cascade_df2T_instance_f32
 Instance structure for the floating-point transposed direct form II Biquad cascade filter. More...
 
struct  arm_biquad_cascade_stereo_df2T_instance_f32
 Instance structure for the floating-point transposed direct form II Biquad cascade filter. More...
 
struct  arm_biquad_cascade_df2T_instance_f64
 Instance structure for the floating-point transposed direct form II Biquad cascade filter. More...
 
struct  arm_fir_lattice_instance_q15
 Instance structure for the Q15 FIR lattice filter. More...
 
struct  arm_fir_lattice_instance_q31
 Instance structure for the Q31 FIR lattice filter. More...
 
struct  arm_fir_lattice_instance_f32
 Instance structure for the floating-point FIR lattice filter. More...
 
struct  arm_iir_lattice_instance_q15
 Instance structure for the Q15 IIR lattice filter. More...
 
struct  arm_iir_lattice_instance_q31
 Instance structure for the Q31 IIR lattice filter. More...
 
struct  arm_iir_lattice_instance_f32
 Instance structure for the floating-point IIR lattice filter. More...
 
struct  arm_lms_instance_f32
 Instance structure for the floating-point LMS filter. More...
 
struct  arm_lms_instance_q15
 Instance structure for the Q15 LMS filter. More...
 
struct  arm_lms_instance_q31
 Instance structure for the Q31 LMS filter. More...
 
struct  arm_lms_norm_instance_f32
 Instance structure for the floating-point normalized LMS filter. More...
 
struct  arm_lms_norm_instance_q31
 Instance structure for the Q31 normalized LMS filter. More...
 
struct  arm_lms_norm_instance_q15
 Instance structure for the Q15 normalized LMS filter. More...
 
struct  arm_fir_sparse_instance_f32
 Instance structure for the floating-point sparse FIR filter. More...
 
struct  arm_fir_sparse_instance_q31
 Instance structure for the Q31 sparse FIR filter. More...
 
struct  arm_fir_sparse_instance_q15
 Instance structure for the Q15 sparse FIR filter. More...
 
struct  arm_fir_sparse_instance_q7
 Instance structure for the Q7 sparse FIR filter. More...
 
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Macros

#define __CMSIS_GENERIC
 
#define DELTA_Q31
 Macros required for reciprocal calculation in Normalized LMS. More...
 
#define DELTA_Q15
 
#define INDEX_MASK
 
#define PI
 
#define FAST_MATH_TABLE_SIZE
 Macros required for SINE and COSINE Fast math approximations. More...
 
#define FAST_MATH_Q31_SHIFT
 
#define FAST_MATH_Q15_SHIFT
 
#define CONTROLLER_Q31_SHIFT
 
#define TABLE_SPACING_Q31
 
#define TABLE_SPACING_Q15
 
#define INPUT_SPACING
 Macros required for SINE and COSINE Controller functions. More...
 
#define ALIGN4
 Macro for Unaligned Support. More...
 
#define __SIMD32(addr)
 definition to read/write two 16 bit values. More...
 
#define __SIMD32_CONST(addr)
 
#define _SIMD32_OFFSET(addr)
 
#define __SIMD64(addr)
 
#define __PKHBT(ARG1, ARG2, ARG3)
 definition to pack two 16 bit values. More...
 
#define __PKHTB(ARG1, ARG2, ARG3)
 
#define __PACKq7(v0, v1, v2, v3)
 definition to pack four 8 bit values. More...
 
#define multAcc_32x32_keep32_R(a, x, y)
 
#define multSub_32x32_keep32_R(a, x, y)
 
#define mult_32x32_keep32_R(a, x, y)
 
#define multAcc_32x32_keep32(a, x, y)
 
#define multSub_32x32_keep32(a, x, y)
 
#define mult_32x32_keep32(a, x, y)
 
+ + + + + + + + + + + + + + + + + + + +

+Typedefs

typedef int8_t q7_t
 8-bit fractional data type in 1.7 format. More...
 
typedef int16_t q15_t
 16-bit fractional data type in 1.15 format. More...
 
typedef int32_t q31_t
 32-bit fractional data type in 1.31 format. More...
 
typedef int64_t q63_t
 64-bit fractional data type in 1.63 format. More...
 
typedef float float32_t
 32-bit floating-point type definition. More...
 
typedef double float64_t
 64-bit floating-point type definition. More...
 
+ + + + +

+Enumerations

enum  arm_status
 Error status returned by some functions in the library. More...
 
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

CMSIS_INLINE __STATIC_INLINE q31_t clip_q63_to_q31 (q63_t x)
 Clips Q63 to Q31 values. More...
 
CMSIS_INLINE __STATIC_INLINE q15_t clip_q63_to_q15 (q63_t x)
 Clips Q63 to Q15 values. More...
 
CMSIS_INLINE __STATIC_INLINE q7_t clip_q31_to_q7 (q31_t x)
 Clips Q31 to Q7 values. More...
 
CMSIS_INLINE __STATIC_INLINE q15_t clip_q31_to_q15 (q31_t x)
 Clips Q31 to Q15 values. More...
 
CMSIS_INLINE __STATIC_INLINE q63_t mult32x64 (q63_t x, q31_t y)
 Multiplies 32 X 64 and returns 32 bit result in 2.30 format. More...
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		arm_recip_q31 (q31_t in, q31_t *dst, q31_t *pRecipTable)
 Function to Calculates 1/in (reciprocal) value of Q31 Data type. More...
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		arm_recip_q15 (q15_t in, q15_t *dst, q15_t *pRecipTable)
 Function to Calculates 1/in (reciprocal) value of Q15 Data type. More...
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		__QADD8 (uint32_t x, uint32_t y)
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		__QSUB8 (uint32_t x, uint32_t y)
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		__QADD16 (uint32_t x, uint32_t y)
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		__SHADD16 (uint32_t x, uint32_t y)
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		__QSUB16 (uint32_t x, uint32_t y)
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		__SHSUB16 (uint32_t x, uint32_t y)
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		__QASX (uint32_t x, uint32_t y)
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		__SHASX (uint32_t x, uint32_t y)
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		__QSAX (uint32_t x, uint32_t y)
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		__SHSAX (uint32_t x, uint32_t y)
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		__SMUSDX (uint32_t x, uint32_t y)
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		__SMUADX (uint32_t x, uint32_t y)
 
CMSIS_INLINE __STATIC_INLINE
+int32_t 		__QADD (int32_t x, int32_t y)
 
CMSIS_INLINE __STATIC_INLINE
+int32_t 		__QSUB (int32_t x, int32_t y)
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		__SMLAD (uint32_t x, uint32_t y, uint32_t sum)
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		__SMLADX (uint32_t x, uint32_t y, uint32_t sum)
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		__SMLSDX (uint32_t x, uint32_t y, uint32_t sum)
 
CMSIS_INLINE __STATIC_INLINE
+uint64_t 		__SMLALD (uint32_t x, uint32_t y, uint64_t sum)
 
CMSIS_INLINE __STATIC_INLINE
+uint64_t 		__SMLALDX (uint32_t x, uint32_t y, uint64_t sum)
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		__SMUAD (uint32_t x, uint32_t y)
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		__SMUSD (uint32_t x, uint32_t y)
 
CMSIS_INLINE __STATIC_INLINE
+uint32_t 		__SXTB16 (uint32_t x)
 
CMSIS_INLINE __STATIC_INLINE
+int32_t 		__SMMLA (int32_t x, int32_t y, int32_t sum)
 
void arm_fir_q7 (const arm_fir_instance_q7 *S, q7_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Processing function for the Q7 FIR filter. More...
 
void arm_fir_init_q7 (arm_fir_instance_q7 *S, uint16_t numTaps, q7_t *pCoeffs, q7_t *pState, uint32_t blockSize)
 Initialization function for the Q7 FIR filter. More...
 
void arm_fir_q15 (const arm_fir_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 FIR filter. More...
 
void arm_fir_fast_q15 (const arm_fir_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the fast Q15 FIR filter for Cortex-M3 and Cortex-M4. More...
 
arm_status arm_fir_init_q15 (arm_fir_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize)
 Initialization function for the Q15 FIR filter. More...
 
void arm_fir_q31 (const arm_fir_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 FIR filter. More...
 
void arm_fir_fast_q31 (const arm_fir_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the fast Q31 FIR filter for Cortex-M3 and Cortex-M4. More...
 
void arm_fir_init_q31 (arm_fir_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize)
 Initialization function for the Q31 FIR filter. More...
 
void arm_fir_f32 (const arm_fir_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point FIR filter. More...
 
void arm_fir_init_f32 (arm_fir_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize)
 Initialization function for the floating-point FIR filter. More...
 
void arm_biquad_cascade_df1_q15 (const arm_biquad_casd_df1_inst_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 Biquad cascade filter. More...
 
void arm_biquad_cascade_df1_init_q15 (arm_biquad_casd_df1_inst_q15 *S, uint8_t numStages, q15_t *pCoeffs, q15_t *pState, int8_t postShift)
 Initialization function for the Q15 Biquad cascade filter. More...
 
void arm_biquad_cascade_df1_fast_q15 (const arm_biquad_casd_df1_inst_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Fast but less precise processing function for the Q15 Biquad cascade filter for Cortex-M3 and Cortex-M4. More...
 
void arm_biquad_cascade_df1_q31 (const arm_biquad_casd_df1_inst_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 Biquad cascade filter. More...
 
void arm_biquad_cascade_df1_fast_q31 (const arm_biquad_casd_df1_inst_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Fast but less precise processing function for the Q31 Biquad cascade filter for Cortex-M3 and Cortex-M4. More...
 
void arm_biquad_cascade_df1_init_q31 (arm_biquad_casd_df1_inst_q31 *S, uint8_t numStages, q31_t *pCoeffs, q31_t *pState, int8_t postShift)
 Initialization function for the Q31 Biquad cascade filter. More...
 
void arm_biquad_cascade_df1_f32 (const arm_biquad_casd_df1_inst_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point Biquad cascade filter. More...
 
void arm_biquad_cascade_df1_init_f32 (arm_biquad_casd_df1_inst_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState)
 Initialization function for the floating-point Biquad cascade filter. More...
 
arm_status arm_mat_add_f32 (const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst)
 Floating-point matrix addition. More...
 
arm_status arm_mat_add_q15 (const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst)
 Q15 matrix addition. More...
 
arm_status arm_mat_add_q31 (const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst)
 Q31 matrix addition. More...
 
arm_status arm_mat_cmplx_mult_f32 (const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst)
 Floating-point, complex, matrix multiplication. More...
 
arm_status arm_mat_cmplx_mult_q15 (const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pScratch)
 Q15, complex, matrix multiplication. More...
 
arm_status arm_mat_cmplx_mult_q31 (const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst)
 Q31, complex, matrix multiplication. More...
 
arm_status arm_mat_trans_f32 (const arm_matrix_instance_f32 *pSrc, arm_matrix_instance_f32 *pDst)
 Floating-point matrix transpose. More...
 
arm_status arm_mat_trans_q15 (const arm_matrix_instance_q15 *pSrc, arm_matrix_instance_q15 *pDst)
 Q15 matrix transpose. More...
 
arm_status arm_mat_trans_q31 (const arm_matrix_instance_q31 *pSrc, arm_matrix_instance_q31 *pDst)
 Q31 matrix transpose. More...
 
arm_status arm_mat_mult_f32 (const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst)
 Floating-point matrix multiplication. More...
 
arm_status arm_mat_mult_q15 (const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pState)
 Q15 matrix multiplication. More...
 
arm_status arm_mat_mult_fast_q15 (const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pState)
 Q15 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4. More...
 
arm_status arm_mat_mult_q31 (const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst)
 Q31 matrix multiplication. More...
 
arm_status arm_mat_mult_fast_q31 (const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst)
 Q31 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4. More...
 
arm_status arm_mat_sub_f32 (const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst)
 Floating-point matrix subtraction. More...
 
arm_status arm_mat_sub_q15 (const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst)
 Q15 matrix subtraction. More...
 
arm_status arm_mat_sub_q31 (const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst)
 Q31 matrix subtraction. More...
 
arm_status arm_mat_scale_f32 (const arm_matrix_instance_f32 *pSrc, float32_t scale, arm_matrix_instance_f32 *pDst)
 Floating-point matrix scaling. More...
 
arm_status arm_mat_scale_q15 (const arm_matrix_instance_q15 *pSrc, q15_t scaleFract, int32_t shift, arm_matrix_instance_q15 *pDst)
 Q15 matrix scaling. More...
 
arm_status arm_mat_scale_q31 (const arm_matrix_instance_q31 *pSrc, q31_t scaleFract, int32_t shift, arm_matrix_instance_q31 *pDst)
 Q31 matrix scaling. More...
 
void arm_mat_init_q31 (arm_matrix_instance_q31 *S, uint16_t nRows, uint16_t nColumns, q31_t *pData)
 Q31 matrix initialization. More...
 
void arm_mat_init_q15 (arm_matrix_instance_q15 *S, uint16_t nRows, uint16_t nColumns, q15_t *pData)
 Q15 matrix initialization. More...
 
void arm_mat_init_f32 (arm_matrix_instance_f32 *S, uint16_t nRows, uint16_t nColumns, float32_t *pData)
 Floating-point matrix initialization. More...
 
void arm_pid_init_f32 (arm_pid_instance_f32 *S, int32_t resetStateFlag)
 Initialization function for the floating-point PID Control. More...
 
void arm_pid_reset_f32 (arm_pid_instance_f32 *S)
 Reset function for the floating-point PID Control. More...
 
void arm_pid_init_q31 (arm_pid_instance_q31 *S, int32_t resetStateFlag)
 Initialization function for the Q31 PID Control. More...
 
void arm_pid_reset_q31 (arm_pid_instance_q31 *S)
 Reset function for the Q31 PID Control. More...
 
void arm_pid_init_q15 (arm_pid_instance_q15 *S, int32_t resetStateFlag)
 Initialization function for the Q15 PID Control. More...
 
void arm_pid_reset_q15 (arm_pid_instance_q15 *S)
 Reset function for the Q15 PID Control. More...
 
void arm_mult_q7 (q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize)
 Q7 vector multiplication. More...
 
void arm_mult_q15 (q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize)
 Q15 vector multiplication. More...
 
void arm_mult_q31 (q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize)
 Q31 vector multiplication. More...
 
void arm_mult_f32 (float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize)
 Floating-point vector multiplication. More...
 
arm_status arm_cfft_radix2_init_q15 (arm_cfft_radix2_instance_q15 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Initialization function for the Q15 CFFT/CIFFT. More...
 
void arm_cfft_radix2_q15 (const arm_cfft_radix2_instance_q15 *S, q15_t *pSrc)
 Processing function for the fixed-point CFFT/CIFFT. More...
 
arm_status arm_cfft_radix4_init_q15 (arm_cfft_radix4_instance_q15 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Initialization function for the Q15 CFFT/CIFFT. More...
 
void arm_cfft_radix4_q15 (const arm_cfft_radix4_instance_q15 *S, q15_t *pSrc)
 Processing function for the Q15 CFFT/CIFFT. More...
 
arm_status arm_cfft_radix2_init_q31 (arm_cfft_radix2_instance_q31 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Initialization function for the Q31 CFFT/CIFFT. More...
 
void arm_cfft_radix2_q31 (const arm_cfft_radix2_instance_q31 *S, q31_t *pSrc)
 Processing function for the fixed-point CFFT/CIFFT. More...
 
void arm_cfft_radix4_q31 (const arm_cfft_radix4_instance_q31 *S, q31_t *pSrc)
 Processing function for the Q31 CFFT/CIFFT. More...
 
arm_status arm_cfft_radix4_init_q31 (arm_cfft_radix4_instance_q31 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Initialization function for the Q31 CFFT/CIFFT. More...
 
arm_status arm_cfft_radix2_init_f32 (arm_cfft_radix2_instance_f32 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Initialization function for the floating-point CFFT/CIFFT. More...
 
void arm_cfft_radix2_f32 (const arm_cfft_radix2_instance_f32 *S, float32_t *pSrc)
 Radix-2 CFFT/CIFFT. More...
 
arm_status arm_cfft_radix4_init_f32 (arm_cfft_radix4_instance_f32 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Initialization function for the floating-point CFFT/CIFFT. More...
 
void arm_cfft_radix4_f32 (const arm_cfft_radix4_instance_f32 *S, float32_t *pSrc)
 Processing function for the floating-point Radix-4 CFFT/CIFFT. More...
 
void arm_cfft_q15 (const arm_cfft_instance_q15 *S, q15_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Processing function for the Q15 complex FFT. More...
 
void arm_cfft_q31 (const arm_cfft_instance_q31 *S, q31_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Processing function for the fixed-point complex FFT in Q31 format. More...
 
void arm_cfft_f32 (const arm_cfft_instance_f32 *S, float32_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Processing function for the floating-point complex FFT. More...
 
arm_status arm_rfft_init_q15 (arm_rfft_instance_q15 *S, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag)
 Initialization function for the Q15 RFFT/RIFFT. More...
 
void arm_rfft_q15 (const arm_rfft_instance_q15 *S, q15_t *pSrc, q15_t *pDst)
 Processing function for the Q15 RFFT/RIFFT. More...
 
arm_status arm_rfft_init_q31 (arm_rfft_instance_q31 *S, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag)
 Initialization function for the Q31 RFFT/RIFFT. More...
 
void arm_rfft_q31 (const arm_rfft_instance_q31 *S, q31_t *pSrc, q31_t *pDst)
 Processing function for the Q31 RFFT/RIFFT. More...
 
arm_status arm_rfft_init_f32 (arm_rfft_instance_f32 *S, arm_cfft_radix4_instance_f32 *S_CFFT, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag)
 
void arm_rfft_f32 (const arm_rfft_instance_f32 *S, float32_t *pSrc, float32_t *pDst)
 Processing function for the floating-point RFFT/RIFFT. More...
 
arm_status arm_rfft_fast_init_f32 (arm_rfft_fast_instance_f32 *S, uint16_t fftLen)
 Initialization function for the floating-point real FFT. More...
 
void arm_rfft_fast_f32 (arm_rfft_fast_instance_f32 *S, float32_t *p, float32_t *pOut, uint8_t ifftFlag)
 Processing function for the floating-point real FFT. More...
 
arm_status arm_dct4_init_f32 (arm_dct4_instance_f32 *S, arm_rfft_instance_f32 *S_RFFT, arm_cfft_radix4_instance_f32 *S_CFFT, uint16_t N, uint16_t Nby2, float32_t normalize)
 Initialization function for the floating-point DCT4/IDCT4. More...
 
void arm_dct4_f32 (const arm_dct4_instance_f32 *S, float32_t *pState, float32_t *pInlineBuffer)
 Processing function for the floating-point DCT4/IDCT4. More...
 
arm_status arm_dct4_init_q31 (arm_dct4_instance_q31 *S, arm_rfft_instance_q31 *S_RFFT, arm_cfft_radix4_instance_q31 *S_CFFT, uint16_t N, uint16_t Nby2, q31_t normalize)
 Initialization function for the Q31 DCT4/IDCT4. More...
 
void arm_dct4_q31 (const arm_dct4_instance_q31 *S, q31_t *pState, q31_t *pInlineBuffer)
 Processing function for the Q31 DCT4/IDCT4. More...
 
arm_status arm_dct4_init_q15 (arm_dct4_instance_q15 *S, arm_rfft_instance_q15 *S_RFFT, arm_cfft_radix4_instance_q15 *S_CFFT, uint16_t N, uint16_t Nby2, q15_t normalize)
 Initialization function for the Q15 DCT4/IDCT4. More...
 
void arm_dct4_q15 (const arm_dct4_instance_q15 *S, q15_t *pState, q15_t *pInlineBuffer)
 Processing function for the Q15 DCT4/IDCT4. More...
 
void arm_add_f32 (float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize)
 Floating-point vector addition. More...
 
void arm_add_q7 (q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize)
 Q7 vector addition. More...
 
void arm_add_q15 (q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize)
 Q15 vector addition. More...
 
void arm_add_q31 (q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize)
 Q31 vector addition. More...
 
void arm_sub_f32 (float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize)
 Floating-point vector subtraction. More...
 
void arm_sub_q7 (q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize)
 Q7 vector subtraction. More...
 
void arm_sub_q15 (q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize)
 Q15 vector subtraction. More...
 
void arm_sub_q31 (q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize)
 Q31 vector subtraction. More...
 
void arm_scale_f32 (float32_t *pSrc, float32_t scale, float32_t *pDst, uint32_t blockSize)
 Multiplies a floating-point vector by a scalar. More...
 
void arm_scale_q7 (q7_t *pSrc, q7_t scaleFract, int8_t shift, q7_t *pDst, uint32_t blockSize)
 Multiplies a Q7 vector by a scalar. More...
 
void arm_scale_q15 (q15_t *pSrc, q15_t scaleFract, int8_t shift, q15_t *pDst, uint32_t blockSize)
 Multiplies a Q15 vector by a scalar. More...
 
void arm_scale_q31 (q31_t *pSrc, q31_t scaleFract, int8_t shift, q31_t *pDst, uint32_t blockSize)
 Multiplies a Q31 vector by a scalar. More...
 
void arm_abs_q7 (q7_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Q7 vector absolute value. More...
 
void arm_abs_f32 (float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Floating-point vector absolute value. More...
 
void arm_abs_q15 (q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Q15 vector absolute value. More...
 
void arm_abs_q31 (q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Q31 vector absolute value. More...
 
void arm_dot_prod_f32 (float32_t *pSrcA, float32_t *pSrcB, uint32_t blockSize, float32_t *result)
 Dot product of floating-point vectors. More...
 
void arm_dot_prod_q7 (q7_t *pSrcA, q7_t *pSrcB, uint32_t blockSize, q31_t *result)
 Dot product of Q7 vectors. More...
 
void arm_dot_prod_q15 (q15_t *pSrcA, q15_t *pSrcB, uint32_t blockSize, q63_t *result)
 Dot product of Q15 vectors. More...
 
void arm_dot_prod_q31 (q31_t *pSrcA, q31_t *pSrcB, uint32_t blockSize, q63_t *result)
 Dot product of Q31 vectors. More...
 
void arm_shift_q7 (q7_t *pSrc, int8_t shiftBits, q7_t *pDst, uint32_t blockSize)
 Shifts the elements of a Q7 vector a specified number of bits. More...
 
void arm_shift_q15 (q15_t *pSrc, int8_t shiftBits, q15_t *pDst, uint32_t blockSize)
 Shifts the elements of a Q15 vector a specified number of bits. More...
 
void arm_shift_q31 (q31_t *pSrc, int8_t shiftBits, q31_t *pDst, uint32_t blockSize)
 Shifts the elements of a Q31 vector a specified number of bits. More...
 
void arm_offset_f32 (float32_t *pSrc, float32_t offset, float32_t *pDst, uint32_t blockSize)
 Adds a constant offset to a floating-point vector. More...
 
void arm_offset_q7 (q7_t *pSrc, q7_t offset, q7_t *pDst, uint32_t blockSize)
 Adds a constant offset to a Q7 vector. More...
 
void arm_offset_q15 (q15_t *pSrc, q15_t offset, q15_t *pDst, uint32_t blockSize)
 Adds a constant offset to a Q15 vector. More...
 
void arm_offset_q31 (q31_t *pSrc, q31_t offset, q31_t *pDst, uint32_t blockSize)
 Adds a constant offset to a Q31 vector. More...
 
void arm_negate_f32 (float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Negates the elements of a floating-point vector. More...
 
void arm_negate_q7 (q7_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Negates the elements of a Q7 vector. More...
 
void arm_negate_q15 (q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Negates the elements of a Q15 vector. More...
 
void arm_negate_q31 (q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Negates the elements of a Q31 vector. More...
 
void arm_copy_f32 (float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Copies the elements of a floating-point vector. More...
 
void arm_copy_q7 (q7_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Copies the elements of a Q7 vector. More...
 
void arm_copy_q15 (q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Copies the elements of a Q15 vector. More...
 
void arm_copy_q31 (q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Copies the elements of a Q31 vector. More...
 
void arm_fill_f32 (float32_t value, float32_t *pDst, uint32_t blockSize)
 Fills a constant value into a floating-point vector. More...
 
void arm_fill_q7 (q7_t value, q7_t *pDst, uint32_t blockSize)
 Fills a constant value into a Q7 vector. More...
 
void arm_fill_q15 (q15_t value, q15_t *pDst, uint32_t blockSize)
 Fills a constant value into a Q15 vector. More...
 
void arm_fill_q31 (q31_t value, q31_t *pDst, uint32_t blockSize)
 Fills a constant value into a Q31 vector. More...
 
void arm_conv_f32 (float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst)
 Convolution of floating-point sequences. More...
 
void arm_conv_opt_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch1, q15_t *pScratch2)
 Convolution of Q15 sequences. More...
 
void arm_conv_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst)
 Convolution of Q15 sequences. More...
 
void arm_conv_fast_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst)
 Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
void arm_conv_fast_opt_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch1, q15_t *pScratch2)
 Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
void arm_conv_q31 (q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst)
 Convolution of Q31 sequences. More...
 
void arm_conv_fast_q31 (q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst)
 Convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
void arm_conv_opt_q7 (q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, q15_t *pScratch1, q15_t *pScratch2)
 Convolution of Q7 sequences. More...
 
void arm_conv_q7 (q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst)
 Convolution of Q7 sequences. More...
 
arm_status arm_conv_partial_f32 (float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst, uint32_t firstIndex, uint32_t numPoints)
 Partial convolution of floating-point sequences. More...
 
arm_status arm_conv_partial_opt_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2)
 Partial convolution of Q15 sequences. More...
 
arm_status arm_conv_partial_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints)
 Partial convolution of Q15 sequences. More...
 
arm_status arm_conv_partial_fast_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints)
 Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
arm_status arm_conv_partial_fast_opt_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2)
 Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
arm_status arm_conv_partial_q31 (q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst, uint32_t firstIndex, uint32_t numPoints)
 Partial convolution of Q31 sequences. More...
 
arm_status arm_conv_partial_fast_q31 (q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst, uint32_t firstIndex, uint32_t numPoints)
 Partial convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
arm_status arm_conv_partial_opt_q7 (q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2)
 Partial convolution of Q7 sequences. More...
 
arm_status arm_conv_partial_q7 (q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, uint32_t firstIndex, uint32_t numPoints)
 Partial convolution of Q7 sequences. More...
 
void arm_fir_decimate_f32 (const arm_fir_decimate_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point FIR decimator. More...
 
arm_status arm_fir_decimate_init_f32 (arm_fir_decimate_instance_f32 *S, uint16_t numTaps, uint8_t M, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize)
 Initialization function for the floating-point FIR decimator. More...
 
void arm_fir_decimate_q15 (const arm_fir_decimate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 FIR decimator. More...
 
void arm_fir_decimate_fast_q15 (const arm_fir_decimate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4. More...
 
arm_status arm_fir_decimate_init_q15 (arm_fir_decimate_instance_q15 *S, uint16_t numTaps, uint8_t M, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize)
 Initialization function for the Q15 FIR decimator. More...
 
void arm_fir_decimate_q31 (const arm_fir_decimate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 FIR decimator. More...
 
void arm_fir_decimate_fast_q31 (arm_fir_decimate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4. More...
 
arm_status arm_fir_decimate_init_q31 (arm_fir_decimate_instance_q31 *S, uint16_t numTaps, uint8_t M, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize)
 Initialization function for the Q31 FIR decimator. More...
 
void arm_fir_interpolate_q15 (const arm_fir_interpolate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 FIR interpolator. More...
 
arm_status arm_fir_interpolate_init_q15 (arm_fir_interpolate_instance_q15 *S, uint8_t L, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize)
 Initialization function for the Q15 FIR interpolator. More...
 
void arm_fir_interpolate_q31 (const arm_fir_interpolate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 FIR interpolator. More...
 
arm_status arm_fir_interpolate_init_q31 (arm_fir_interpolate_instance_q31 *S, uint8_t L, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize)
 Initialization function for the Q31 FIR interpolator. More...
 
void arm_fir_interpolate_f32 (const arm_fir_interpolate_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point FIR interpolator. More...
 
arm_status arm_fir_interpolate_init_f32 (arm_fir_interpolate_instance_f32 *S, uint8_t L, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize)
 Initialization function for the floating-point FIR interpolator. More...
 
void arm_biquad_cas_df1_32x64_q31 (const arm_biquad_cas_df1_32x64_ins_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 
void arm_biquad_cas_df1_32x64_init_q31 (arm_biquad_cas_df1_32x64_ins_q31 *S, uint8_t numStages, q31_t *pCoeffs, q63_t *pState, uint8_t postShift)
 
void arm_biquad_cascade_df2T_f32 (const arm_biquad_cascade_df2T_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point transposed direct form II Biquad cascade filter. More...
 
void arm_biquad_cascade_stereo_df2T_f32 (const arm_biquad_cascade_stereo_df2T_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point transposed direct form II Biquad cascade filter. 2 channels. More...
 
void arm_biquad_cascade_df2T_f64 (const arm_biquad_cascade_df2T_instance_f64 *S, float64_t *pSrc, float64_t *pDst, uint32_t blockSize)
 Processing function for the floating-point transposed direct form II Biquad cascade filter. More...
 
void arm_biquad_cascade_df2T_init_f32 (arm_biquad_cascade_df2T_instance_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState)
 Initialization function for the floating-point transposed direct form II Biquad cascade filter. More...
 
void arm_biquad_cascade_stereo_df2T_init_f32 (arm_biquad_cascade_stereo_df2T_instance_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState)
 Initialization function for the floating-point transposed direct form II Biquad cascade filter. More...
 
void arm_biquad_cascade_df2T_init_f64 (arm_biquad_cascade_df2T_instance_f64 *S, uint8_t numStages, float64_t *pCoeffs, float64_t *pState)
 Initialization function for the floating-point transposed direct form II Biquad cascade filter. More...
 
void arm_fir_lattice_init_q15 (arm_fir_lattice_instance_q15 *S, uint16_t numStages, q15_t *pCoeffs, q15_t *pState)
 Initialization function for the Q15 FIR lattice filter. More...
 
void arm_fir_lattice_q15 (const arm_fir_lattice_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 FIR lattice filter. More...
 
void arm_fir_lattice_init_q31 (arm_fir_lattice_instance_q31 *S, uint16_t numStages, q31_t *pCoeffs, q31_t *pState)
 Initialization function for the Q31 FIR lattice filter. More...
 
void arm_fir_lattice_q31 (const arm_fir_lattice_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 FIR lattice filter. More...
 
void arm_fir_lattice_init_f32 (arm_fir_lattice_instance_f32 *S, uint16_t numStages, float32_t *pCoeffs, float32_t *pState)
 Initialization function for the floating-point FIR lattice filter. More...
 
void arm_fir_lattice_f32 (const arm_fir_lattice_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point FIR lattice filter. More...
 
void arm_iir_lattice_f32 (const arm_iir_lattice_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point IIR lattice filter. More...
 
void arm_iir_lattice_init_f32 (arm_iir_lattice_instance_f32 *S, uint16_t numStages, float32_t *pkCoeffs, float32_t *pvCoeffs, float32_t *pState, uint32_t blockSize)
 Initialization function for the floating-point IIR lattice filter. More...
 
void arm_iir_lattice_q31 (const arm_iir_lattice_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 IIR lattice filter. More...
 
void arm_iir_lattice_init_q31 (arm_iir_lattice_instance_q31 *S, uint16_t numStages, q31_t *pkCoeffs, q31_t *pvCoeffs, q31_t *pState, uint32_t blockSize)
 Initialization function for the Q31 IIR lattice filter. More...
 
void arm_iir_lattice_q15 (const arm_iir_lattice_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 IIR lattice filter. More...
 
void arm_iir_lattice_init_q15 (arm_iir_lattice_instance_q15 *S, uint16_t numStages, q15_t *pkCoeffs, q15_t *pvCoeffs, q15_t *pState, uint32_t blockSize)
 Initialization function for the Q15 IIR lattice filter. More...
 
void arm_lms_f32 (const arm_lms_instance_f32 *S, float32_t *pSrc, float32_t *pRef, float32_t *pOut, float32_t *pErr, uint32_t blockSize)
 Processing function for floating-point LMS filter. More...
 
void arm_lms_init_f32 (arm_lms_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, float32_t mu, uint32_t blockSize)
 Initialization function for floating-point LMS filter. More...
 
void arm_lms_init_q15 (arm_lms_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, q15_t mu, uint32_t blockSize, uint32_t postShift)
 Initialization function for the Q15 LMS filter. More...
 
void arm_lms_q15 (const arm_lms_instance_q15 *S, q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize)
 Processing function for Q15 LMS filter. More...
 
void arm_lms_q31 (const arm_lms_instance_q31 *S, q31_t *pSrc, q31_t *pRef, q31_t *pOut, q31_t *pErr, uint32_t blockSize)
 Processing function for Q31 LMS filter. More...
 
void arm_lms_init_q31 (arm_lms_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, q31_t mu, uint32_t blockSize, uint32_t postShift)
 Initialization function for Q31 LMS filter. More...
 
void arm_lms_norm_f32 (arm_lms_norm_instance_f32 *S, float32_t *pSrc, float32_t *pRef, float32_t *pOut, float32_t *pErr, uint32_t blockSize)
 Processing function for floating-point normalized LMS filter. More...
 
void arm_lms_norm_init_f32 (arm_lms_norm_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, float32_t mu, uint32_t blockSize)
 Initialization function for floating-point normalized LMS filter. More...
 
void arm_lms_norm_q31 (arm_lms_norm_instance_q31 *S, q31_t *pSrc, q31_t *pRef, q31_t *pOut, q31_t *pErr, uint32_t blockSize)
 Processing function for Q31 normalized LMS filter. More...
 
void arm_lms_norm_init_q31 (arm_lms_norm_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, q31_t mu, uint32_t blockSize, uint8_t postShift)
 Initialization function for Q31 normalized LMS filter. More...
 
void arm_lms_norm_q15 (arm_lms_norm_instance_q15 *S, q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize)
 Processing function for Q15 normalized LMS filter. More...
 
void arm_lms_norm_init_q15 (arm_lms_norm_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, q15_t mu, uint32_t blockSize, uint8_t postShift)
 Initialization function for Q15 normalized LMS filter. More...
 
void arm_correlate_f32 (float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst)
 Correlation of floating-point sequences. More...
 
void arm_correlate_opt_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch)
 Correlation of Q15 sequences. More...
 
void arm_correlate_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst)
 Correlation of Q15 sequences. More...
 
void arm_correlate_fast_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst)
 Correlation of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
void arm_correlate_fast_opt_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch)
 Correlation of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
void arm_correlate_q31 (q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst)
 Correlation of Q31 sequences. More...
 
void arm_correlate_fast_q31 (q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst)
 Correlation of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
void arm_correlate_opt_q7 (q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, q15_t *pScratch1, q15_t *pScratch2)
 Correlation of Q7 sequences. More...
 
void arm_correlate_q7 (q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst)
 Correlation of Q7 sequences. More...
 
void arm_fir_sparse_f32 (arm_fir_sparse_instance_f32 *S, float32_t *pSrc, float32_t *pDst, float32_t *pScratchIn, uint32_t blockSize)
 Processing function for the floating-point sparse FIR filter. More...
 
void arm_fir_sparse_init_f32 (arm_fir_sparse_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize)
 Initialization function for the floating-point sparse FIR filter. More...
 
void arm_fir_sparse_q31 (arm_fir_sparse_instance_q31 *S, q31_t *pSrc, q31_t *pDst, q31_t *pScratchIn, uint32_t blockSize)
 Processing function for the Q31 sparse FIR filter. More...
 
void arm_fir_sparse_init_q31 (arm_fir_sparse_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize)
 Initialization function for the Q31 sparse FIR filter. More...
 
void arm_fir_sparse_q15 (arm_fir_sparse_instance_q15 *S, q15_t *pSrc, q15_t *pDst, q15_t *pScratchIn, q31_t *pScratchOut, uint32_t blockSize)
 Processing function for the Q15 sparse FIR filter. More...
 
void arm_fir_sparse_init_q15 (arm_fir_sparse_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize)
 Initialization function for the Q15 sparse FIR filter. More...
 
void arm_fir_sparse_q7 (arm_fir_sparse_instance_q7 *S, q7_t *pSrc, q7_t *pDst, q7_t *pScratchIn, q31_t *pScratchOut, uint32_t blockSize)
 Processing function for the Q7 sparse FIR filter. More...
 
void arm_fir_sparse_init_q7 (arm_fir_sparse_instance_q7 *S, uint16_t numTaps, q7_t *pCoeffs, q7_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize)
 Initialization function for the Q7 sparse FIR filter. More...
 
void arm_sin_cos_f32 (float32_t theta, float32_t *pSinVal, float32_t *pCosVal)
 Floating-point sin_cos function. More...
 
void arm_sin_cos_q31 (q31_t theta, q31_t *pSinVal, q31_t *pCosVal)
 Q31 sin_cos function. More...
 
void arm_cmplx_conj_f32 (float32_t *pSrc, float32_t *pDst, uint32_t numSamples)
 Floating-point complex conjugate. More...
 
void arm_cmplx_conj_q31 (q31_t *pSrc, q31_t *pDst, uint32_t numSamples)
 Q31 complex conjugate. More...
 
void arm_cmplx_conj_q15 (q15_t *pSrc, q15_t *pDst, uint32_t numSamples)
 Q15 complex conjugate. More...
 
void arm_cmplx_mag_squared_f32 (float32_t *pSrc, float32_t *pDst, uint32_t numSamples)
 Floating-point complex magnitude squared. More...
 
void arm_cmplx_mag_squared_q31 (q31_t *pSrc, q31_t *pDst, uint32_t numSamples)
 Q31 complex magnitude squared. More...
 
void arm_cmplx_mag_squared_q15 (q15_t *pSrc, q15_t *pDst, uint32_t numSamples)
 Q15 complex magnitude squared. More...
 
CMSIS_INLINE __STATIC_INLINE
+float32_t 		arm_pid_f32 (arm_pid_instance_f32 *S, float32_t in)
 Process function for the floating-point PID Control. More...
 
CMSIS_INLINE __STATIC_INLINE q31_t arm_pid_q31 (arm_pid_instance_q31 *S, q31_t in)
 Process function for the Q31 PID Control. More...
 
CMSIS_INLINE __STATIC_INLINE q15_t arm_pid_q15 (arm_pid_instance_q15 *S, q15_t in)
 Process function for the Q15 PID Control. More...
 
arm_status arm_mat_inverse_f32 (const arm_matrix_instance_f32 *src, arm_matrix_instance_f32 *dst)
 Floating-point matrix inverse. More...
 
arm_status arm_mat_inverse_f64 (const arm_matrix_instance_f64 *src, arm_matrix_instance_f64 *dst)
 Floating-point matrix inverse. More...
 
CMSIS_INLINE __STATIC_INLINE void arm_clarke_f32 (float32_t Ia, float32_t Ib, float32_t *pIalpha, float32_t *pIbeta)
 Floating-point Clarke transform. More...
 
CMSIS_INLINE __STATIC_INLINE void arm_clarke_q31 (q31_t Ia, q31_t Ib, q31_t *pIalpha, q31_t *pIbeta)
 Clarke transform for Q31 version. More...
 
void arm_q7_to_q31 (q7_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Converts the elements of the Q7 vector to Q31 vector. More...
 
CMSIS_INLINE __STATIC_INLINE void arm_inv_clarke_f32 (float32_t Ialpha, float32_t Ibeta, float32_t *pIa, float32_t *pIb)
 Floating-point Inverse Clarke transform. More...
 
CMSIS_INLINE __STATIC_INLINE void arm_inv_clarke_q31 (q31_t Ialpha, q31_t Ibeta, q31_t *pIa, q31_t *pIb)
 Inverse Clarke transform for Q31 version. More...
 
void arm_q7_to_q15 (q7_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Converts the elements of the Q7 vector to Q15 vector. More...
 
CMSIS_INLINE __STATIC_INLINE void arm_park_f32 (float32_t Ialpha, float32_t Ibeta, float32_t *pId, float32_t *pIq, float32_t sinVal, float32_t cosVal)
 Floating-point Park transform. More...
 
CMSIS_INLINE __STATIC_INLINE void arm_park_q31 (q31_t Ialpha, q31_t Ibeta, q31_t *pId, q31_t *pIq, q31_t sinVal, q31_t cosVal)
 Park transform for Q31 version. More...
 
void arm_q7_to_float (q7_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Converts the elements of the Q7 vector to floating-point vector. More...
 
CMSIS_INLINE __STATIC_INLINE void arm_inv_park_f32 (float32_t Id, float32_t Iq, float32_t *pIalpha, float32_t *pIbeta, float32_t sinVal, float32_t cosVal)
 Floating-point Inverse Park transform. More...
 
CMSIS_INLINE __STATIC_INLINE void arm_inv_park_q31 (q31_t Id, q31_t Iq, q31_t *pIalpha, q31_t *pIbeta, q31_t sinVal, q31_t cosVal)
 Inverse Park transform for Q31 version. More...
 
void arm_q31_to_float (q31_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Converts the elements of the Q31 vector to floating-point vector. More...
 
CMSIS_INLINE __STATIC_INLINE
+float32_t 		arm_linear_interp_f32 (arm_linear_interp_instance_f32 *S, float32_t x)
 Process function for the floating-point Linear Interpolation Function. More...
 
CMSIS_INLINE __STATIC_INLINE q31_t arm_linear_interp_q31 (q31_t *pYData, q31_t x, uint32_t nValues)
 Process function for the Q31 Linear Interpolation Function. More...
 
CMSIS_INLINE __STATIC_INLINE q15_t arm_linear_interp_q15 (q15_t *pYData, q31_t x, uint32_t nValues)
 Process function for the Q15 Linear Interpolation Function. More...
 
CMSIS_INLINE __STATIC_INLINE q7_t arm_linear_interp_q7 (q7_t *pYData, q31_t x, uint32_t nValues)
 Process function for the Q7 Linear Interpolation Function. More...
 
float32_t arm_sin_f32 (float32_t x)
 Fast approximation to the trigonometric sine function for floating-point data. More...
 
q31_t arm_sin_q31 (q31_t x)
 Fast approximation to the trigonometric sine function for Q31 data. More...
 
q15_t arm_sin_q15 (q15_t x)
 Fast approximation to the trigonometric sine function for Q15 data. More...
 
float32_t arm_cos_f32 (float32_t x)
 Fast approximation to the trigonometric cosine function for floating-point data. More...
 
q31_t arm_cos_q31 (q31_t x)
 Fast approximation to the trigonometric cosine function for Q31 data. More...
 
q15_t arm_cos_q15 (q15_t x)
 Fast approximation to the trigonometric cosine function for Q15 data. More...
 
CMSIS_INLINE __STATIC_INLINE
+arm_status 		arm_sqrt_f32 (float32_t in, float32_t *pOut)
 Floating-point square root function. More...
 
arm_status arm_sqrt_q31 (q31_t in, q31_t *pOut)
 Q31 square root function. More...
 
arm_status arm_sqrt_q15 (q15_t in, q15_t *pOut)
 Q15 square root function. More...
 
CMSIS_INLINE __STATIC_INLINE void arm_circularWrite_f32 (int32_t *circBuffer, int32_t L, uint16_t *writeOffset, int32_t bufferInc, const int32_t *src, int32_t srcInc, uint32_t blockSize)
 floating-point Circular write function. More...
 
CMSIS_INLINE __STATIC_INLINE void arm_circularRead_f32 (int32_t *circBuffer, int32_t L, int32_t *readOffset, int32_t bufferInc, int32_t *dst, int32_t *dst_base, int32_t dst_length, int32_t dstInc, uint32_t blockSize)
 floating-point Circular Read function. More...
 
CMSIS_INLINE __STATIC_INLINE void arm_circularWrite_q15 (q15_t *circBuffer, int32_t L, uint16_t *writeOffset, int32_t bufferInc, const q15_t *src, int32_t srcInc, uint32_t blockSize)
 Q15 Circular write function. More...
 
CMSIS_INLINE __STATIC_INLINE void arm_circularRead_q15 (q15_t *circBuffer, int32_t L, int32_t *readOffset, int32_t bufferInc, q15_t *dst, q15_t *dst_base, int32_t dst_length, int32_t dstInc, uint32_t blockSize)
 Q15 Circular Read function. More...
 
CMSIS_INLINE __STATIC_INLINE void arm_circularWrite_q7 (q7_t *circBuffer, int32_t L, uint16_t *writeOffset, int32_t bufferInc, const q7_t *src, int32_t srcInc, uint32_t blockSize)
 Q7 Circular write function. More...
 
CMSIS_INLINE __STATIC_INLINE void arm_circularRead_q7 (q7_t *circBuffer, int32_t L, int32_t *readOffset, int32_t bufferInc, q7_t *dst, q7_t *dst_base, int32_t dst_length, int32_t dstInc, uint32_t blockSize)
 Q7 Circular Read function. More...
 
void arm_power_q31 (q31_t *pSrc, uint32_t blockSize, q63_t *pResult)
 Sum of the squares of the elements of a Q31 vector. More...
 
void arm_power_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult)
 Sum of the squares of the elements of a floating-point vector. More...
 
void arm_power_q15 (q15_t *pSrc, uint32_t blockSize, q63_t *pResult)
 Sum of the squares of the elements of a Q15 vector. More...
 
void arm_power_q7 (q7_t *pSrc, uint32_t blockSize, q31_t *pResult)
 Sum of the squares of the elements of a Q7 vector. More...
 
void arm_mean_q7 (q7_t *pSrc, uint32_t blockSize, q7_t *pResult)
 Mean value of a Q7 vector. More...
 
void arm_mean_q15 (q15_t *pSrc, uint32_t blockSize, q15_t *pResult)
 Mean value of a Q15 vector. More...
 
void arm_mean_q31 (q31_t *pSrc, uint32_t blockSize, q31_t *pResult)
 Mean value of a Q31 vector. More...
 
void arm_mean_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult)
 Mean value of a floating-point vector. More...
 
void arm_var_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult)
 Variance of the elements of a floating-point vector. More...
 
void arm_var_q31 (q31_t *pSrc, uint32_t blockSize, q31_t *pResult)
 Variance of the elements of a Q31 vector. More...
 
void arm_var_q15 (q15_t *pSrc, uint32_t blockSize, q15_t *pResult)
 Variance of the elements of a Q15 vector. More...
 
void arm_rms_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult)
 Root Mean Square of the elements of a floating-point vector. More...
 
void arm_rms_q31 (q31_t *pSrc, uint32_t blockSize, q31_t *pResult)
 Root Mean Square of the elements of a Q31 vector. More...
 
void arm_rms_q15 (q15_t *pSrc, uint32_t blockSize, q15_t *pResult)
 Root Mean Square of the elements of a Q15 vector. More...
 
void arm_std_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult)
 Standard deviation of the elements of a floating-point vector. More...
 
void arm_std_q31 (q31_t *pSrc, uint32_t blockSize, q31_t *pResult)
 Standard deviation of the elements of a Q31 vector. More...
 
void arm_std_q15 (q15_t *pSrc, uint32_t blockSize, q15_t *pResult)
 Standard deviation of the elements of a Q15 vector. More...
 
void arm_cmplx_mag_f32 (float32_t *pSrc, float32_t *pDst, uint32_t numSamples)
 Floating-point complex magnitude. More...
 
void arm_cmplx_mag_q31 (q31_t *pSrc, q31_t *pDst, uint32_t numSamples)
 Q31 complex magnitude. More...
 
void arm_cmplx_mag_q15 (q15_t *pSrc, q15_t *pDst, uint32_t numSamples)
 Q15 complex magnitude. More...
 
void arm_cmplx_dot_prod_q15 (q15_t *pSrcA, q15_t *pSrcB, uint32_t numSamples, q31_t *realResult, q31_t *imagResult)
 Q15 complex dot product. More...
 
void arm_cmplx_dot_prod_q31 (q31_t *pSrcA, q31_t *pSrcB, uint32_t numSamples, q63_t *realResult, q63_t *imagResult)
 Q31 complex dot product. More...
 
void arm_cmplx_dot_prod_f32 (float32_t *pSrcA, float32_t *pSrcB, uint32_t numSamples, float32_t *realResult, float32_t *imagResult)
 Floating-point complex dot product. More...
 
void arm_cmplx_mult_real_q15 (q15_t *pSrcCmplx, q15_t *pSrcReal, q15_t *pCmplxDst, uint32_t numSamples)
 Q15 complex-by-real multiplication. More...
 
void arm_cmplx_mult_real_q31 (q31_t *pSrcCmplx, q31_t *pSrcReal, q31_t *pCmplxDst, uint32_t numSamples)
 Q31 complex-by-real multiplication. More...
 
void arm_cmplx_mult_real_f32 (float32_t *pSrcCmplx, float32_t *pSrcReal, float32_t *pCmplxDst, uint32_t numSamples)
 Floating-point complex-by-real multiplication. More...
 
void arm_min_q7 (q7_t *pSrc, uint32_t blockSize, q7_t *result, uint32_t *index)
 Minimum value of a Q7 vector. More...
 
void arm_min_q15 (q15_t *pSrc, uint32_t blockSize, q15_t *pResult, uint32_t *pIndex)
 Minimum value of a Q15 vector. More...
 
void arm_min_q31 (q31_t *pSrc, uint32_t blockSize, q31_t *pResult, uint32_t *pIndex)
 Minimum value of a Q31 vector. More...
 
void arm_min_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult, uint32_t *pIndex)
 Minimum value of a floating-point vector. More...
 
void arm_max_q7 (q7_t *pSrc, uint32_t blockSize, q7_t *pResult, uint32_t *pIndex)
 Maximum value of a Q7 vector. More...
 
void arm_max_q15 (q15_t *pSrc, uint32_t blockSize, q15_t *pResult, uint32_t *pIndex)
 Maximum value of a Q15 vector. More...
 
void arm_max_q31 (q31_t *pSrc, uint32_t blockSize, q31_t *pResult, uint32_t *pIndex)
 Maximum value of a Q31 vector. More...
 
void arm_max_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult, uint32_t *pIndex)
 Maximum value of a floating-point vector. More...
 
void arm_cmplx_mult_cmplx_q15 (q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t numSamples)
 Q15 complex-by-complex multiplication. More...
 
void arm_cmplx_mult_cmplx_q31 (q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t numSamples)
 Q31 complex-by-complex multiplication. More...
 
void arm_cmplx_mult_cmplx_f32 (float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t numSamples)
 Floating-point complex-by-complex multiplication. More...
 
void arm_float_to_q31 (float32_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Converts the elements of the floating-point vector to Q31 vector. More...
 
void arm_float_to_q15 (float32_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Converts the elements of the floating-point vector to Q15 vector. More...
 
void arm_float_to_q7 (float32_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Converts the elements of the floating-point vector to Q7 vector. More...
 
void arm_q31_to_q15 (q31_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Converts the elements of the Q31 vector to Q15 vector. More...
 
void arm_q31_to_q7 (q31_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Converts the elements of the Q31 vector to Q7 vector. More...
 
void arm_q15_to_float (q15_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Converts the elements of the Q15 vector to floating-point vector. More...
 
void arm_q15_to_q31 (q15_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Converts the elements of the Q15 vector to Q31 vector. More...
 
void arm_q15_to_q7 (q15_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Converts the elements of the Q15 vector to Q7 vector. More...
 
CMSIS_INLINE __STATIC_INLINE
+float32_t 		arm_bilinear_interp_f32 (const arm_bilinear_interp_instance_f32 *S, float32_t X, float32_t Y)
 Floating-point bilinear interpolation. More...
 
CMSIS_INLINE __STATIC_INLINE q31_t arm_bilinear_interp_q31 (arm_bilinear_interp_instance_q31 *S, q31_t X, q31_t Y)
 Q31 bilinear interpolation. More...
 
CMSIS_INLINE __STATIC_INLINE q15_t arm_bilinear_interp_q15 (arm_bilinear_interp_instance_q15 *S, q31_t X, q31_t Y)
 Q15 bilinear interpolation. More...
 
CMSIS_INLINE __STATIC_INLINE q7_t arm_bilinear_interp_q7 (arm_bilinear_interp_instance_q7 *S, q31_t X, q31_t Y)
 Q7 bilinear interpolation. More...
 
+

Macro Definition Documentation

+ +
+
+ + + + +
#define __CMSIS_GENERIC
+
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
#define __PACKq7( v0,
 v1,
 v2,
 v3 
)
+
+ +

Referenced by arm_conv_opt_q7(), arm_conv_partial_opt_q7(), arm_fill_q7(), arm_fir_sparse_q7(), arm_mult_q7(), arm_offset_q7(), arm_q31_to_q7(), arm_scale_q7(), and arm_shift_q7().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
#define __PKHBT( ARG1,
 ARG2,
 ARG3 
)
+
+ +

Referenced by arm_abs_q15(), arm_biquad_cascade_df1_fast_q15(), arm_biquad_cascade_df1_q15(), arm_cmplx_mult_real_q15(), arm_conv_fast_opt_q15(), arm_conv_fast_q15(), arm_conv_opt_q15(), arm_conv_opt_q7(), arm_conv_partial_fast_opt_q15(), arm_conv_partial_fast_q15(), arm_conv_partial_opt_q15(), arm_conv_partial_opt_q7(), arm_conv_partial_q15(), arm_conv_q15(), arm_correlate_fast_opt_q15(), arm_correlate_fast_q15(), arm_correlate_opt_q15(), arm_correlate_opt_q7(), arm_fill_q15(), arm_fir_fast_q15(), arm_fir_lattice_q15(), arm_fir_sparse_q15(), arm_iir_lattice_q15(), arm_mat_scale_q15(), arm_mult_q15(), arm_offset_q15(), arm_pid_init_q15(), arm_q15_to_q7(), arm_q7_to_q15(), arm_scale_q15(), arm_shift_q15(), and arm_split_rifft_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
#define __PKHTB( ARG1,
 ARG2,
 ARG3 
)
+
+ +

Referenced by arm_q15_to_q7(), arm_q31_to_q15(), and arm_q7_to_q15().

+ +
+
+ +
+
+ + + + + + + + +
#define __SIMD32( addr)
+
+ +

Referenced by arm_add_q15(), arm_add_q7(), arm_biquad_cascade_df1_fast_q15(), arm_biquad_cascade_df1_q15(), arm_cmplx_conj_q15(), arm_cmplx_mag_q15(), arm_cmplx_mag_squared_q15(), arm_cmplx_mult_real_q15(), arm_conv_fast_opt_q15(), arm_conv_fast_q15(), arm_conv_opt_q15(), arm_conv_opt_q7(), arm_conv_partial_fast_opt_q15(), arm_conv_partial_fast_q15(), arm_conv_partial_opt_q15(), arm_conv_partial_opt_q7(), arm_conv_partial_q15(), arm_conv_q15(), arm_copy_q15(), arm_copy_q7(), arm_correlate_fast_opt_q15(), arm_correlate_fast_q15(), arm_correlate_opt_q15(), arm_correlate_opt_q7(), arm_correlate_q15(), arm_dot_prod_q15(), arm_dot_prod_q7(), arm_fill_q15(), arm_fill_q7(), arm_fir_decimate_fast_q15(), arm_fir_fast_q15(), arm_fir_lattice_q15(), arm_fir_sparse_q15(), arm_fir_sparse_q7(), arm_iir_lattice_q15(), arm_lms_norm_q15(), arm_lms_q15(), arm_mat_add_q15(), arm_mat_cmplx_mult_q15(), arm_mat_mult_fast_q15(), arm_mat_mult_q15(), arm_mat_sub_q15(), arm_mat_trans_q15(), arm_mean_q15(), arm_mean_q7(), arm_mult_q15(), arm_mult_q7(), arm_negate_q7(), arm_offset_q15(), arm_offset_q7(), arm_power_q15(), arm_power_q7(), arm_q15_to_q31(), arm_q15_to_q7(), arm_q31_to_q15(), arm_q31_to_q7(), arm_q7_to_q15(), arm_q7_to_q31(), arm_radix4_butterfly_inverse_q15(), arm_radix4_butterfly_q15(), arm_rms_q15(), arm_scale_q15(), arm_scale_q7(), arm_shift_q15(), arm_shift_q7(), arm_split_rfft_q15(), arm_split_rifft_q15(), arm_std_q15(), arm_sub_q15(), arm_sub_q7(), and arm_var_q15().

+ +
+
+ +
+
+ + + + + + + + +
#define __SIMD32_CONST( addr)
+
+ +

Referenced by arm_abs_q15(), and arm_pid_q15().

+ +
+
+ +
+
+ + + + + + + + +
#define __SIMD64( addr)
+
+ +

Referenced by arm_radix4_butterfly_inverse_q31(), and arm_radix4_butterfly_q31().

+ +
+
+ +
+
+ + + + + + + + +
#define _SIMD32_OFFSET( addr)
+
+ +

Referenced by arm_cfft_radix4by2_inverse_q15(), arm_cfft_radix4by2_q15(), arm_conv_fast_opt_q15(), arm_conv_fast_q15(), arm_conv_opt_q15(), arm_conv_opt_q7(), arm_conv_partial_fast_opt_q15(), arm_conv_partial_fast_q15(), arm_conv_partial_opt_q15(), arm_conv_partial_opt_q7(), arm_conv_partial_q15(), arm_conv_q15(), arm_correlate_fast_opt_q15(), arm_correlate_fast_q15(), arm_correlate_opt_q15(), arm_correlate_opt_q7(), arm_correlate_q15(), arm_fir_fast_q15(), arm_mat_scale_q15(), arm_negate_q15(), arm_radix2_butterfly_inverse_q15(), arm_radix2_butterfly_q15(), arm_radix4_butterfly_inverse_q15(), and arm_radix4_butterfly_q15().

+ +
+
+ +
+
+ + + + +
#define ALIGN4
+
+ +
+
+ +
+
+ + + + +
#define CONTROLLER_Q31_SHIFT
+
+ +

Referenced by arm_sin_cos_q31().

+ +
+
+ +
+
+ + + + +
#define DELTA_Q15
+
+ +

Referenced by arm_lms_norm_q15().

+ +
+
+ +
+
+ + + + +
#define DELTA_Q31
+
+ +

Referenced by arm_lms_norm_q31().

+ +
+
+ +
+
+ + + + +
#define FAST_MATH_Q15_SHIFT
+
+ +

Referenced by arm_cos_q15(), and arm_sin_q15().

+ +
+
+ +
+
+ + + + +
#define FAST_MATH_Q31_SHIFT
+
+ +

Referenced by arm_cos_q31(), and arm_sin_q31().

+ +
+
+ +
+
+ + + + +
#define FAST_MATH_TABLE_SIZE
+
+ +

Referenced by arm_cos_f32(), arm_sin_cos_f32(), and arm_sin_f32().

+ +
+
+ +
+
+ + + + +
#define INDEX_MASK
+
+ +

Referenced by arm_recip_q15(), and arm_recip_q31().

+ +
+
+ +
+
+ + + + +
#define INPUT_SPACING
+
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
#define mult_32x32_keep32( a,
 x,
 y 
)
+
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
#define mult_32x32_keep32_R( a,
 x,
 y 
)
+
+ +

Referenced by arm_biquad_cascade_df1_fast_q31(), arm_cfft_radix4by2_inverse_q31(), arm_cfft_radix4by2_q31(), arm_radix2_butterfly_inverse_q31(), arm_radix2_butterfly_q31(), arm_split_rfft_q31(), and arm_split_rifft_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
#define multAcc_32x32_keep32( a,
 x,
 y 
)
+
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
#define multAcc_32x32_keep32_R( a,
 x,
 y 
)
+
+

end of BilinearInterpolate group

+ +

Referenced by arm_biquad_cascade_df1_fast_q31(), arm_cfft_radix4by2_inverse_q31(), arm_cfft_radix4by2_q31(), arm_fir_fast_q31(), arm_radix2_butterfly_inverse_q31(), arm_radix2_butterfly_q31(), arm_split_rfft_q31(), and arm_split_rifft_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
#define multSub_32x32_keep32( a,
 x,
 y 
)
+
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
#define multSub_32x32_keep32_R( a,
 x,
 y 
)
+
+ +

Referenced by arm_cfft_radix4by2_inverse_q31(), arm_cfft_radix4by2_q31(), arm_radix2_butterfly_inverse_q31(), arm_radix2_butterfly_q31(), arm_split_rfft_q31(), and arm_split_rifft_q31().

+ +
+
+ +
+
+ + + + +
#define PI
+
+ +
+
+ +
+
+ + + + +
#define TABLE_SPACING_Q15
+
+ +
+
+ +
+
+ + + + +
#define TABLE_SPACING_Q31
+
+ +
+
+

Typedef Documentation

+ +
+
+ + + + +
typedef float float32_t
+
+ +
+
+ +
+
+ + + + +
typedef double float64_t
+
+ +
+
+ +
+
+ + + + +
typedef int16_t q15_t
+
+ +
+
+ +
+
+ + + + +
typedef int32_t q31_t
+
+ +
+
+ +
+
+ + + + +
typedef int64_t q63_t
+
+ +
+
+ +
+
+ + + + +
typedef int8_t q7_t
+
+ +
+
+

Enumeration Type Documentation

+ +
+
+ + + + +
enum arm_status
+
+ + + + + + + + +
Enumerator
ARM_MATH_SUCCESS  +

No error

+
ARM_MATH_ARGUMENT_ERROR  +

One or more arguments are incorrect

+
ARM_MATH_LENGTH_ERROR  +

Length of data buffer is incorrect

+
ARM_MATH_SIZE_MISMATCH  +

Size of matrices is not compatible with the operation.

+
ARM_MATH_NANINF  +

Not-a-number (NaN) or infinity is generated

+
ARM_MATH_SINGULAR  +

Generated by matrix inversion if the input matrix is singular and cannot be inverted.

+
ARM_MATH_TEST_FAILURE  +

Test Failed

+
+ +
+
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE int32_t __QADD (int32_t x,
int32_t y 
)
+
+ +

References clip_q63_to_q31().

+ +

Referenced by arm_add_q31(), arm_clarke_q31(), arm_iir_lattice_q31(), arm_inv_park_q31(), arm_mat_add_q31(), arm_offset_q31(), arm_park_q31(), and arm_pid_init_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t __QADD16 (uint32_t x,
uint32_t y 
)
+
+ +

Referenced by arm_add_q15(), arm_mat_add_q15(), arm_offset_q15(), arm_pid_init_q15(), arm_radix2_butterfly_inverse_q15(), arm_radix2_butterfly_q15(), arm_radix4_butterfly_inverse_q15(), and arm_radix4_butterfly_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t __QADD8 (uint32_t x,
uint32_t y 
)
+
+ +

Referenced by arm_add_q7(), and arm_offset_q7().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t __QASX (uint32_t x,
uint32_t y 
)
+
+ +

Referenced by arm_cmplx_conj_q15(), arm_radix4_butterfly_inverse_q15(), and arm_radix4_butterfly_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t __QSAX (uint32_t x,
uint32_t y 
)
+
+ +

Referenced by arm_cmplx_conj_q15(), arm_radix4_butterfly_inverse_q15(), and arm_radix4_butterfly_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE int32_t __QSUB (int32_t x,
int32_t y 
)
+
+ +

References clip_q63_to_q31().

+ +

Referenced by arm_abs_q31(), arm_cfft_radix4by2_inverse_q15(), arm_cmplx_conj_q31(), arm_iir_lattice_q31(), arm_inv_clarke_q31(), arm_inv_park_q31(), arm_mat_sub_q31(), arm_negate_q31(), arm_park_q31(), arm_radix2_butterfly_inverse_q15(), and arm_sub_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t __QSUB16 (uint32_t x,
uint32_t y 
)
+
+ +

Referenced by arm_abs_q15(), arm_cfft_radix4by2_inverse_q15(), arm_cfft_radix4by2_q15(), arm_mat_sub_q15(), arm_negate_q15(), arm_radix2_butterfly_inverse_q15(), arm_radix2_butterfly_q15(), arm_radix4_butterfly_inverse_q15(), arm_radix4_butterfly_q15(), and arm_sub_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t __QSUB8 (uint32_t x,
uint32_t y 
)
+
+ +

Referenced by arm_abs_q7(), arm_negate_q7(), and arm_sub_q7().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t __SHADD16 (uint32_t x,
uint32_t y 
)
+
+ +

Referenced by arm_cfft_radix4by2_inverse_q15(), arm_cfft_radix4by2_q15(), arm_radix2_butterfly_inverse_q15(), arm_radix2_butterfly_q15(), arm_radix4_butterfly_inverse_q15(), and arm_radix4_butterfly_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t __SHASX (uint32_t x,
uint32_t y 
)
+
+ +

Referenced by arm_radix4_butterfly_inverse_q15(), and arm_radix4_butterfly_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t __SHSAX (uint32_t x,
uint32_t y 
)
+
+ +

Referenced by arm_radix4_butterfly_inverse_q15(), and arm_radix4_butterfly_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t __SHSUB16 (uint32_t x,
uint32_t y 
)
+
+ +

Referenced by arm_radix4_butterfly_inverse_q15(), and arm_radix4_butterfly_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t __SMLAD (uint32_t x,
uint32_t y,
uint32_t sum 
)
+
+ +

Referenced by arm_biquad_cascade_df1_fast_q15(), arm_conv_fast_opt_q15(), arm_conv_fast_q15(), arm_conv_opt_q7(), arm_conv_partial_fast_opt_q15(), arm_conv_partial_fast_q15(), arm_conv_partial_opt_q7(), arm_conv_partial_q7(), arm_conv_q7(), arm_correlate_fast_opt_q15(), arm_correlate_fast_q15(), arm_correlate_opt_q7(), arm_correlate_q7(), arm_dot_prod_q7(), arm_fir_decimate_fast_q15(), arm_fir_fast_q15(), arm_mat_mult_fast_q15(), arm_power_q7(), arm_split_rfft_q15(), and arm_split_rifft_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t __SMLADX (uint32_t x,
uint32_t y,
uint32_t sum 
)
+
+ +

Referenced by arm_conv_fast_opt_q15(), arm_conv_fast_q15(), arm_conv_opt_q7(), arm_conv_partial_fast_opt_q15(), arm_conv_partial_fast_q15(), arm_conv_partial_opt_q7(), arm_correlate_fast_opt_q15(), arm_correlate_fast_q15(), arm_correlate_opt_q7(), arm_fir_fast_q15(), and arm_split_rfft_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint64_t __SMLALD (uint32_t x,
uint32_t y,
uint64_t sum 
)
+
+ +

Referenced by arm_biquad_cascade_df1_q15(), arm_conv_opt_q15(), arm_conv_partial_opt_q15(), arm_conv_partial_q15(), arm_conv_q15(), arm_correlate_opt_q15(), arm_correlate_q15(), arm_dot_prod_q15(), arm_iir_lattice_q15(), arm_lms_norm_q15(), arm_lms_q15(), arm_mat_mult_q15(), arm_pid_q15(), arm_power_q15(), arm_rms_q15(), arm_std_q15(), and arm_var_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint64_t __SMLALDX (uint32_t x,
uint32_t y,
uint64_t sum 
)
+
+ +

Referenced by arm_conv_opt_q15(), arm_conv_partial_opt_q15(), arm_conv_partial_q15(), arm_conv_q15(), arm_correlate_opt_q15(), and arm_correlate_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t __SMLSDX (uint32_t x,
uint32_t y,
uint32_t sum 
)
+
+ +

Referenced by arm_split_rifft_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE int32_t __SMMLA (int32_t x,
int32_t y,
int32_t sum 
)
+
+ +

Referenced by arm_mat_mult_fast_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t __SMUAD (uint32_t x,
uint32_t y 
)
+
+ +

Referenced by arm_biquad_cascade_df1_fast_q15(), arm_biquad_cascade_df1_q15(), arm_cfft_radix4by2_q15(), arm_cmplx_mag_q15(), arm_cmplx_mag_squared_q15(), arm_pid_q15(), arm_radix2_butterfly_q15(), and arm_radix4_butterfly_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t __SMUADX (uint32_t x,
uint32_t y 
)
+
+ +

Referenced by arm_biquad_cascade_df1_fast_q15(), arm_biquad_cascade_df1_q15(), arm_cfft_radix4by2_inverse_q15(), arm_mat_cmplx_mult_q15(), arm_radix2_butterfly_inverse_q15(), arm_radix4_butterfly_inverse_q15(), and arm_split_rifft_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t __SMUSD (uint32_t x,
uint32_t y 
)
+
+ +

Referenced by arm_cfft_radix4by2_inverse_q15(), arm_mat_cmplx_mult_q15(), arm_radix2_butterfly_inverse_q15(), arm_radix4_butterfly_inverse_q15(), arm_split_rfft_q15(), and arm_split_rifft_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t __SMUSDX (uint32_t x,
uint32_t y 
)
+
+ +

Referenced by arm_cfft_radix4by2_q15(), arm_radix2_butterfly_q15(), arm_radix4_butterfly_q15(), and arm_split_rfft_q15().

+ +
+
+ +
+
+ + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t __SXTB16 (uint32_t x)
+
+ +

Referenced by arm_dot_prod_q7(), arm_power_q7(), and arm_q7_to_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE void arm_circularRead_f32 (int32_t * circBuffer,
int32_t L,
int32_t * readOffset,
int32_t bufferInc,
int32_t * dst,
int32_t * dst_base,
int32_t dst_length,
int32_t dstInc,
uint32_t blockSize 
)
+
+ +

References blockSize.

+ +

Referenced by arm_fir_sparse_f32(), and arm_fir_sparse_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE void arm_circularRead_q15 (q15_t * circBuffer,
int32_t L,
int32_t * readOffset,
int32_t bufferInc,
q15_t * dst,
q15_t * dst_base,
int32_t dst_length,
int32_t dstInc,
uint32_t blockSize 
)
+
+ +

References blockSize.

+ +

Referenced by arm_fir_sparse_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE void arm_circularRead_q7 (q7_t * circBuffer,
int32_t L,
int32_t * readOffset,
int32_t bufferInc,
q7_t * dst,
q7_t * dst_base,
int32_t dst_length,
int32_t dstInc,
uint32_t blockSize 
)
+
+ +

References blockSize.

+ +

Referenced by arm_fir_sparse_q7().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE void arm_circularWrite_f32 (int32_t * circBuffer,
int32_t L,
uint16_t * writeOffset,
int32_t bufferInc,
const int32_t * src,
int32_t srcInc,
uint32_t blockSize 
)
+
+

end of SQRT group

+ +

References blockSize.

+ +

Referenced by arm_fir_sparse_f32(), and arm_fir_sparse_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE void arm_circularWrite_q15 (q15_t * circBuffer,
int32_t L,
uint16_t * writeOffset,
int32_t bufferInc,
const q15_t * src,
int32_t srcInc,
uint32_t blockSize 
)
+
+ +

References blockSize.

+ +

Referenced by arm_fir_sparse_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE void arm_circularWrite_q7 (q7_t * circBuffer,
int32_t L,
uint16_t * writeOffset,
int32_t bufferInc,
const q7_t * src,
int32_t srcInc,
uint32_t blockSize 
)
+
+ +

References blockSize.

+ +

Referenced by arm_fir_sparse_q7().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t arm_recip_q15 (q15_t in,
q15_t * dst,
q15_t * pRecipTable 
)
+
+ +

References INDEX_MASK.

+ +

Referenced by arm_lms_norm_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE uint32_t arm_recip_q31 (q31_t in,
q31_t * dst,
q31_t * pRecipTable 
)
+
+ +

References clip_q63_to_q31(), and INDEX_MASK.

+ +

Referenced by arm_lms_norm_q31().

+ +
+
+ +
+
+ + + + + + + + +
CMSIS_INLINE __STATIC_INLINE q15_t clip_q31_to_q15 (q31_t x)
+
+ +
+
+ +
+
+ + + + + + + + +
CMSIS_INLINE __STATIC_INLINE q7_t clip_q31_to_q7 (q31_t x)
+
+ +
+
+ +
+
+ + + + + + + + +
CMSIS_INLINE __STATIC_INLINE q15_t clip_q63_to_q15 (q63_t x)
+
+ +
+
+ +
+
+ + + + + + + + +
CMSIS_INLINE __STATIC_INLINE q31_t clip_q63_to_q31 (q63_t x)
+
+ +

Referenced by __QADD(), __QSUB(), arm_add_q31(), arm_cmplx_mult_real_q31(), arm_float_to_q31(), arm_iir_lattice_q31(), arm_lms_norm_q31(), arm_lms_q31(), arm_mat_cmplx_mult_q31(), arm_mat_mult_q31(), arm_mult_q31(), arm_offset_q31(), arm_pid_init_q31(), arm_recip_q31(), arm_rms_q31(), arm_shift_q31(), arm_sin_cos_q31(), and arm_sub_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE q63_t mult32x64 (q63_t x,
q31_t y 
)
+
+ +

Referenced by arm_biquad_cas_df1_32x64_q31().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__matrix__example_2Abstract_8txt.html b/docs/DSP/html/arm__matrix__example_2Abstract_8txt.html new file mode 100644 index 0000000..e21e52a --- /dev/null +++ b/docs/DSP/html/arm__matrix__example_2Abstract_8txt.html @@ -0,0 +1,167 @@ + + + + + +Abstract.txt File Reference +CMSIS-DSP: Abstract.txt File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
Abstract.txt File Reference
+
+
+ + + + + + +

+Variables

CMSIS DSP_Lib example
+arm_matrix_example for Cortex 		M0
 
CMSIS DSP_Lib example
+arm_matrix_example for Cortex
+Cortex 		M3
 
+

Variable Documentation

+ +
+
+ + + + +
CMSIS DSP_Lib example arm_matrix_example for Cortex M0
+
+ +
+
+ +
+
+ + + + +
CMSIS DSP_Lib example arm_matrix_example for Cortex Cortex M3
+
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__matrix__example_2math__helper_8c.html b/docs/DSP/html/arm__matrix__example_2math__helper_8c.html new file mode 100644 index 0000000..7567503 --- /dev/null +++ b/docs/DSP/html/arm__matrix__example_2math__helper_8c.html @@ -0,0 +1,763 @@ + + + + + +math_helper.c File Reference +CMSIS-DSP: math_helper.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_matrix_example/math_helper.c File Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

float arm_snr_f32 (float *pRef, float *pTest, uint32_t buffSize)
 Caluclation of SNR. More...
 
void arm_provide_guard_bits_q15 (q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_float_to_q12_20 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed in q12.20 format. More...
 
uint32_t arm_compare_fixed_q15 (q15_t *pIn, q15_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
uint32_t arm_compare_fixed_q31 (q31_t *pIn, q31_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
void arm_provide_guard_bits_q31 (q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_provide_guard_bits_q7 (q7_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
uint32_t arm_calc_guard_bits (uint32_t num_adds)
 Caluclates number of guard bits. More...
 
void arm_apply_guard_bits (float32_t *pIn, uint32_t numSamples, uint32_t guard_bits)
 Apply guard bits to buffer. More...
 
uint32_t arm_calc_2pow (uint32_t numShifts)
 Calculates pow(2, numShifts) More...
 
void arm_float_to_q14 (float *pIn, q15_t *pOut, uint32_t numSamples)
 Converts float to fixed q14. More...
 
void arm_float_to_q30 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_float_to_q29 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_float_to_q28 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q28 format. More...
 
void arm_clip_f32 (float *pIn, uint32_t numSamples)
 Clip the float values to +/- 1. More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_apply_guard_bits (float32_t * pIn,
uint32_t numSamples,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]pInpointer to input buffer
[in]numSamplesnumber of samples in the input buffer
[in]guard_bitsguard bits
+
+
+
Returns
none
+ +

References arm_calc_2pow().

+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_2pow (uint32_t numShifts)
+
+
Parameters
+ + +
[in]numShiftsnumber of shifts
+
+
+
Returns
pow(2, numShifts)
+ +

Referenced by arm_apply_guard_bits().

+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_guard_bits (uint32_t num_adds)
+
+
Parameters
+ + +
[in]num_addsnumber of additions
+
+
+
Returns
guard bits The function Caluclates the number of guard bits depending on the numtaps
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_clip_f32 (float * pIn,
uint32_t numSamples 
)
+
+
Parameters
+ + + +
[in,out]pIninput buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q15 (q15_t * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q31 (q31_t * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q12_20 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to outputbuffer
[in]numSamplesnumber of samples in the input buffer
+
+
+
Returns
none The function converts floating point values to fixed point(q12.20) values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q14 (float * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q28 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q29 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q30 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q15 (q15_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q31 (q31_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q7 (q7_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
float arm_snr_f32 (float * pRef,
float * pTest,
uint32_t buffSize 
)
+
+
Parameters
+ + + + +
[in]pRefPointer to the reference buffer
[in]pTestPointer to the test buffer
[in]buffSizetotal number of samples
+
+
+
Returns
SNR The function Caluclates signal to noise ratio for the reference output and test output
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__matrix__example_2math__helper_8h.html b/docs/DSP/html/arm__matrix__example_2math__helper_8h.html new file mode 100644 index 0000000..e9a761c --- /dev/null +++ b/docs/DSP/html/arm__matrix__example_2math__helper_8h.html @@ -0,0 +1,709 @@ + + + + + +math_helper.h File Reference +CMSIS-DSP: math_helper.h File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_matrix_example/math_helper.h File Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

float arm_snr_f32 (float *pRef, float *pTest, uint32_t buffSize)
 Caluclation of SNR. More...
 
void arm_float_to_q12_20 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed in q12.20 format. More...
 
void arm_provide_guard_bits_q15 (q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_provide_guard_bits_q31 (q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_float_to_q14 (float *pIn, q15_t *pOut, uint32_t numSamples)
 Converts float to fixed q14. More...
 
void arm_float_to_q29 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_float_to_q28 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q28 format. More...
 
void arm_float_to_q30 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_clip_f32 (float *pIn, uint32_t numSamples)
 Clip the float values to +/- 1. More...
 
uint32_t arm_calc_guard_bits (uint32_t num_adds)
 Caluclates number of guard bits. More...
 
void arm_apply_guard_bits (float32_t *pIn, uint32_t numSamples, uint32_t guard_bits)
 Apply guard bits to buffer. More...
 
uint32_t arm_compare_fixed_q15 (q15_t *pIn, q15_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
uint32_t arm_compare_fixed_q31 (q31_t *pIn, q31_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
uint32_t arm_calc_2pow (uint32_t guard_bits)
 Calculates pow(2, numShifts) More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_apply_guard_bits (float32_t * pIn,
uint32_t numSamples,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]pInpointer to input buffer
[in]numSamplesnumber of samples in the input buffer
[in]guard_bitsguard bits
+
+
+
Returns
none
+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_2pow (uint32_t numShifts)
+
+
Parameters
+ + +
[in]numShiftsnumber of shifts
+
+
+
Returns
pow(2, numShifts)
+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_guard_bits (uint32_t num_adds)
+
+
Parameters
+ + +
[in]num_addsnumber of additions
+
+
+
Returns
guard bits The function Caluclates the number of guard bits depending on the numtaps
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_clip_f32 (float * pIn,
uint32_t numSamples 
)
+
+
Parameters
+ + + +
[in,out]pIninput buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q15 (q15_t * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q31 (q31_t * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q12_20 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to outputbuffer
[in]numSamplesnumber of samples in the input buffer
+
+
+
Returns
none The function converts floating point values to fixed point(q12.20) values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q14 (float * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q28 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q29 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q30 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q15 (q15_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q31 (q31_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
float arm_snr_f32 (float * pRef,
float * pTest,
uint32_t buffSize 
)
+
+
Parameters
+ + + + +
[in]pRefPointer to the reference buffer
[in]pTestPointer to the test buffer
[in]buffSizetotal number of samples
+
+
+
Returns
SNR The function Caluclates signal to noise ratio for the reference output and test output
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__matrix__example__f32_8c.html b/docs/DSP/html/arm__matrix__example__f32_8c.html new file mode 100644 index 0000000..926383d --- /dev/null +++ b/docs/DSP/html/arm__matrix__example__f32_8c.html @@ -0,0 +1,320 @@ + + + + + +arm_matrix_example_f32.c File Reference +CMSIS-DSP: arm_matrix_example_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Macros | +Functions | +Variables
+
+
arm_matrix_example_f32.c File Reference
+
+
+ + + + +

+Macros

#define SNR_THRESHOLD
 
+ + + +

+Functions

int32_t main (void)
 
+ + + + + + + + + + + + + + + + + +

+Variables

const float32_t B_f32 [4]
 
const float32_t A_f32 [16]
 
float32_t AT_f32 [16]
 
float32_t ATMA_f32 [16]
 
float32_t ATMAI_f32 [16]
 
float32_t X_f32 [4]
 
const float32_t xRef_f32 [4]
 
float32_t snr
 
+

Macro Definition Documentation

+ +
+
+ + + + +
#define SNR_THRESHOLD
+
+
Examples:
arm_matrix_example_f32.c.
+
+

Referenced by main().

+ +
+
+

Function Documentation

+ +
+
+ + + + + + + + +
int32_t main (void )
+
+
Examples:
arm_matrix_example_f32.c.
+
+

References A_f32, arm_mat_init_f32(), arm_mat_inverse_f32(), arm_mat_mult_f32(), arm_mat_trans_f32(), ARM_MATH_SUCCESS, ARM_MATH_TEST_FAILURE, arm_snr_f32(), AT_f32, ATMA_f32, ATMAI_f32, B_f32, snr, SNR_THRESHOLD, status, X_f32, and xRef_f32.

+ +
+
+

Variable Documentation

+ +
+
+ + + + +
const float32_t A_f32[16]
+
+
Examples:
arm_matrix_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t AT_f32[16]
+
+
Examples:
arm_matrix_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t ATMA_f32[16]
+
+
Examples:
arm_matrix_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t ATMAI_f32[16]
+
+
Examples:
arm_matrix_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
const float32_t B_f32[4]
+
+
Examples:
arm_matrix_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t snr
+
+
Examples:
arm_matrix_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t X_f32[4]
+
+
Examples:
arm_matrix_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
const float32_t xRef_f32[4]
+
+
Examples:
arm_matrix_example_f32.c.
+
+

Referenced by main().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__max__f32_8c.html b/docs/DSP/html/arm__max__f32_8c.html new file mode 100644 index 0000000..96cebf2 --- /dev/null +++ b/docs/DSP/html/arm__max__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_max_f32.c File Reference +CMSIS-DSP: arm_max_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_max_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_max_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult, uint32_t *pIndex)
 Maximum value of a floating-point vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__max__q15_8c.html b/docs/DSP/html/arm__max__q15_8c.html new file mode 100644 index 0000000..5f2fd4c --- /dev/null +++ b/docs/DSP/html/arm__max__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_max_q15.c File Reference +CMSIS-DSP: arm_max_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_max_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_max_q15 (q15_t *pSrc, uint32_t blockSize, q15_t *pResult, uint32_t *pIndex)
 Maximum value of a Q15 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__max__q31_8c.html b/docs/DSP/html/arm__max__q31_8c.html new file mode 100644 index 0000000..30571d9 --- /dev/null +++ b/docs/DSP/html/arm__max__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_max_q31.c File Reference +CMSIS-DSP: arm_max_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_max_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_max_q31 (q31_t *pSrc, uint32_t blockSize, q31_t *pResult, uint32_t *pIndex)
 Maximum value of a Q31 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__max__q7_8c.html b/docs/DSP/html/arm__max__q7_8c.html new file mode 100644 index 0000000..039e80b --- /dev/null +++ b/docs/DSP/html/arm__max__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_max_q7.c File Reference +CMSIS-DSP: arm_max_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_max_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_max_q7 (q7_t *pSrc, uint32_t blockSize, q7_t *pResult, uint32_t *pIndex)
 Maximum value of a Q7 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mean__f32_8c.html b/docs/DSP/html/arm__mean__f32_8c.html new file mode 100644 index 0000000..38ce98a --- /dev/null +++ b/docs/DSP/html/arm__mean__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mean_f32.c File Reference +CMSIS-DSP: arm_mean_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mean_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_mean_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult)
 Mean value of a floating-point vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mean__q15_8c.html b/docs/DSP/html/arm__mean__q15_8c.html new file mode 100644 index 0000000..e93a3d9 --- /dev/null +++ b/docs/DSP/html/arm__mean__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mean_q15.c File Reference +CMSIS-DSP: arm_mean_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mean_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_mean_q15 (q15_t *pSrc, uint32_t blockSize, q15_t *pResult)
 Mean value of a Q15 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mean__q31_8c.html b/docs/DSP/html/arm__mean__q31_8c.html new file mode 100644 index 0000000..da330b8 --- /dev/null +++ b/docs/DSP/html/arm__mean__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mean_q31.c File Reference +CMSIS-DSP: arm_mean_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mean_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_mean_q31 (q31_t *pSrc, uint32_t blockSize, q31_t *pResult)
 Mean value of a Q31 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mean__q7_8c.html b/docs/DSP/html/arm__mean__q7_8c.html new file mode 100644 index 0000000..cf7b907 --- /dev/null +++ b/docs/DSP/html/arm__mean__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mean_q7.c File Reference +CMSIS-DSP: arm_mean_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mean_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_mean_q7 (q7_t *pSrc, uint32_t blockSize, q7_t *pResult)
 Mean value of a Q7 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__min__f32_8c.html b/docs/DSP/html/arm__min__f32_8c.html new file mode 100644 index 0000000..3799851 --- /dev/null +++ b/docs/DSP/html/arm__min__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_min_f32.c File Reference +CMSIS-DSP: arm_min_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_min_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_min_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult, uint32_t *pIndex)
 Minimum value of a floating-point vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__min__q15_8c.html b/docs/DSP/html/arm__min__q15_8c.html new file mode 100644 index 0000000..75911a2 --- /dev/null +++ b/docs/DSP/html/arm__min__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_min_q15.c File Reference +CMSIS-DSP: arm_min_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_min_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_min_q15 (q15_t *pSrc, uint32_t blockSize, q15_t *pResult, uint32_t *pIndex)
 Minimum value of a Q15 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__min__q31_8c.html b/docs/DSP/html/arm__min__q31_8c.html new file mode 100644 index 0000000..1698968 --- /dev/null +++ b/docs/DSP/html/arm__min__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_min_q31.c File Reference +CMSIS-DSP: arm_min_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_min_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_min_q31 (q31_t *pSrc, uint32_t blockSize, q31_t *pResult, uint32_t *pIndex)
 Minimum value of a Q31 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__min__q7_8c.html b/docs/DSP/html/arm__min__q7_8c.html new file mode 100644 index 0000000..6976166 --- /dev/null +++ b/docs/DSP/html/arm__min__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_min_q7.c File Reference +CMSIS-DSP: arm_min_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_min_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_min_q7 (q7_t *pSrc, uint32_t blockSize, q7_t *pResult, uint32_t *pIndex)
 Minimum value of a Q7 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mult__f32_8c.html b/docs/DSP/html/arm__mult__f32_8c.html new file mode 100644 index 0000000..2076f18 --- /dev/null +++ b/docs/DSP/html/arm__mult__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mult_f32.c File Reference +CMSIS-DSP: arm_mult_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mult_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_mult_f32 (float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize)
 Floating-point vector multiplication. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mult__q15_8c.html b/docs/DSP/html/arm__mult__q15_8c.html new file mode 100644 index 0000000..ec36f8e --- /dev/null +++ b/docs/DSP/html/arm__mult__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mult_q15.c File Reference +CMSIS-DSP: arm_mult_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mult_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_mult_q15 (q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize)
 Q15 vector multiplication. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mult__q31_8c.html b/docs/DSP/html/arm__mult__q31_8c.html new file mode 100644 index 0000000..6d7aba1 --- /dev/null +++ b/docs/DSP/html/arm__mult__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mult_q31.c File Reference +CMSIS-DSP: arm_mult_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mult_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_mult_q31 (q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize)
 Q31 vector multiplication. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__mult__q7_8c.html b/docs/DSP/html/arm__mult__q7_8c.html new file mode 100644 index 0000000..de5248b --- /dev/null +++ b/docs/DSP/html/arm__mult__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_mult_q7.c File Reference +CMSIS-DSP: arm_mult_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_mult_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_mult_q7 (q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize)
 Q7 vector multiplication. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__negate__f32_8c.html b/docs/DSP/html/arm__negate__f32_8c.html new file mode 100644 index 0000000..aa88020 --- /dev/null +++ b/docs/DSP/html/arm__negate__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_negate_f32.c File Reference +CMSIS-DSP: arm_negate_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_negate_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_negate_f32 (float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Negates the elements of a floating-point vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__negate__q15_8c.html b/docs/DSP/html/arm__negate__q15_8c.html new file mode 100644 index 0000000..8d564a5 --- /dev/null +++ b/docs/DSP/html/arm__negate__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_negate_q15.c File Reference +CMSIS-DSP: arm_negate_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_negate_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_negate_q15 (q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Negates the elements of a Q15 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__negate__q31_8c.html b/docs/DSP/html/arm__negate__q31_8c.html new file mode 100644 index 0000000..6a079e6 --- /dev/null +++ b/docs/DSP/html/arm__negate__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_negate_q31.c File Reference +CMSIS-DSP: arm_negate_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_negate_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_negate_q31 (q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Negates the elements of a Q31 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__negate__q7_8c.html b/docs/DSP/html/arm__negate__q7_8c.html new file mode 100644 index 0000000..41962b8 --- /dev/null +++ b/docs/DSP/html/arm__negate__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_negate_q7.c File Reference +CMSIS-DSP: arm_negate_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_negate_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_negate_q7 (q7_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Negates the elements of a Q7 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__offset__f32_8c.html b/docs/DSP/html/arm__offset__f32_8c.html new file mode 100644 index 0000000..a8466af --- /dev/null +++ b/docs/DSP/html/arm__offset__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_offset_f32.c File Reference +CMSIS-DSP: arm_offset_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_offset_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_offset_f32 (float32_t *pSrc, float32_t offset, float32_t *pDst, uint32_t blockSize)
 Adds a constant offset to a floating-point vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__offset__q15_8c.html b/docs/DSP/html/arm__offset__q15_8c.html new file mode 100644 index 0000000..6a6c6a1 --- /dev/null +++ b/docs/DSP/html/arm__offset__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_offset_q15.c File Reference +CMSIS-DSP: arm_offset_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_offset_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_offset_q15 (q15_t *pSrc, q15_t offset, q15_t *pDst, uint32_t blockSize)
 Adds a constant offset to a Q15 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__offset__q31_8c.html b/docs/DSP/html/arm__offset__q31_8c.html new file mode 100644 index 0000000..4c2a59d --- /dev/null +++ b/docs/DSP/html/arm__offset__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_offset_q31.c File Reference +CMSIS-DSP: arm_offset_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_offset_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_offset_q31 (q31_t *pSrc, q31_t offset, q31_t *pDst, uint32_t blockSize)
 Adds a constant offset to a Q31 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__offset__q7_8c.html b/docs/DSP/html/arm__offset__q7_8c.html new file mode 100644 index 0000000..b1c2bcd --- /dev/null +++ b/docs/DSP/html/arm__offset__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_offset_q7.c File Reference +CMSIS-DSP: arm_offset_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_offset_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_offset_q7 (q7_t *pSrc, q7_t offset, q7_t *pDst, uint32_t blockSize)
 Adds a constant offset to a Q7 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__pid__init__f32_8c.html b/docs/DSP/html/arm__pid__init__f32_8c.html new file mode 100644 index 0000000..b5c0852 --- /dev/null +++ b/docs/DSP/html/arm__pid__init__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_pid_init_f32.c File Reference +CMSIS-DSP: arm_pid_init_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_pid_init_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_pid_init_f32 (arm_pid_instance_f32 *S, int32_t resetStateFlag)
 Initialization function for the floating-point PID Control. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__pid__init__q15_8c.html b/docs/DSP/html/arm__pid__init__q15_8c.html new file mode 100644 index 0000000..effea9a --- /dev/null +++ b/docs/DSP/html/arm__pid__init__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_pid_init_q15.c File Reference +CMSIS-DSP: arm_pid_init_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_pid_init_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_pid_init_q15 (arm_pid_instance_q15 *S, int32_t resetStateFlag)
 Initialization function for the Q15 PID Control. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__pid__init__q31_8c.html b/docs/DSP/html/arm__pid__init__q31_8c.html new file mode 100644 index 0000000..4deaffc --- /dev/null +++ b/docs/DSP/html/arm__pid__init__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_pid_init_q31.c File Reference +CMSIS-DSP: arm_pid_init_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_pid_init_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_pid_init_q31 (arm_pid_instance_q31 *S, int32_t resetStateFlag)
 Initialization function for the Q31 PID Control. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__pid__reset__f32_8c.html b/docs/DSP/html/arm__pid__reset__f32_8c.html new file mode 100644 index 0000000..98ef05f --- /dev/null +++ b/docs/DSP/html/arm__pid__reset__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_pid_reset_f32.c File Reference +CMSIS-DSP: arm_pid_reset_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_pid_reset_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_pid_reset_f32 (arm_pid_instance_f32 *S)
 Reset function for the floating-point PID Control. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__pid__reset__q15_8c.html b/docs/DSP/html/arm__pid__reset__q15_8c.html new file mode 100644 index 0000000..f9f3e3f --- /dev/null +++ b/docs/DSP/html/arm__pid__reset__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_pid_reset_q15.c File Reference +CMSIS-DSP: arm_pid_reset_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_pid_reset_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_pid_reset_q15 (arm_pid_instance_q15 *S)
 Reset function for the Q15 PID Control. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__pid__reset__q31_8c.html b/docs/DSP/html/arm__pid__reset__q31_8c.html new file mode 100644 index 0000000..84c7adf --- /dev/null +++ b/docs/DSP/html/arm__pid__reset__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_pid_reset_q31.c File Reference +CMSIS-DSP: arm_pid_reset_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_pid_reset_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_pid_reset_q31 (arm_pid_instance_q31 *S)
 Reset function for the Q31 PID Control. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__power__f32_8c.html b/docs/DSP/html/arm__power__f32_8c.html new file mode 100644 index 0000000..e65f83f --- /dev/null +++ b/docs/DSP/html/arm__power__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_power_f32.c File Reference +CMSIS-DSP: arm_power_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_power_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_power_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult)
 Sum of the squares of the elements of a floating-point vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__power__q15_8c.html b/docs/DSP/html/arm__power__q15_8c.html new file mode 100644 index 0000000..7b6f006 --- /dev/null +++ b/docs/DSP/html/arm__power__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_power_q15.c File Reference +CMSIS-DSP: arm_power_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_power_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_power_q15 (q15_t *pSrc, uint32_t blockSize, q63_t *pResult)
 Sum of the squares of the elements of a Q15 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__power__q31_8c.html b/docs/DSP/html/arm__power__q31_8c.html new file mode 100644 index 0000000..0d0f3c0 --- /dev/null +++ b/docs/DSP/html/arm__power__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_power_q31.c File Reference +CMSIS-DSP: arm_power_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_power_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_power_q31 (q31_t *pSrc, uint32_t blockSize, q63_t *pResult)
 Sum of the squares of the elements of a Q31 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__power__q7_8c.html b/docs/DSP/html/arm__power__q7_8c.html new file mode 100644 index 0000000..78c5a8a --- /dev/null +++ b/docs/DSP/html/arm__power__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_power_q7.c File Reference +CMSIS-DSP: arm_power_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_power_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_power_q7 (q7_t *pSrc, uint32_t blockSize, q31_t *pResult)
 Sum of the squares of the elements of a Q7 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__q15__to__float_8c.html b/docs/DSP/html/arm__q15__to__float_8c.html new file mode 100644 index 0000000..4c6e2cc --- /dev/null +++ b/docs/DSP/html/arm__q15__to__float_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_q15_to_float.c File Reference +CMSIS-DSP: arm_q15_to_float.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_q15_to_float.c File Reference
+
+
+ + + + + +

+Functions

void arm_q15_to_float (q15_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Converts the elements of the Q15 vector to floating-point vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__q15__to__q31_8c.html b/docs/DSP/html/arm__q15__to__q31_8c.html new file mode 100644 index 0000000..5182cd7 --- /dev/null +++ b/docs/DSP/html/arm__q15__to__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_q15_to_q31.c File Reference +CMSIS-DSP: arm_q15_to_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_q15_to_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_q15_to_q31 (q15_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Converts the elements of the Q15 vector to Q31 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__q15__to__q7_8c.html b/docs/DSP/html/arm__q15__to__q7_8c.html new file mode 100644 index 0000000..60615c0 --- /dev/null +++ b/docs/DSP/html/arm__q15__to__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_q15_to_q7.c File Reference +CMSIS-DSP: arm_q15_to_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_q15_to_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_q15_to_q7 (q15_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Converts the elements of the Q15 vector to Q7 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__q31__to__float_8c.html b/docs/DSP/html/arm__q31__to__float_8c.html new file mode 100644 index 0000000..0fdfa4e --- /dev/null +++ b/docs/DSP/html/arm__q31__to__float_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_q31_to_float.c File Reference +CMSIS-DSP: arm_q31_to_float.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_q31_to_float.c File Reference
+
+
+ + + + + +

+Functions

void arm_q31_to_float (q31_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Converts the elements of the Q31 vector to floating-point vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__q31__to__q15_8c.html b/docs/DSP/html/arm__q31__to__q15_8c.html new file mode 100644 index 0000000..bc9da71 --- /dev/null +++ b/docs/DSP/html/arm__q31__to__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_q31_to_q15.c File Reference +CMSIS-DSP: arm_q31_to_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_q31_to_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_q31_to_q15 (q31_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Converts the elements of the Q31 vector to Q15 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__q31__to__q7_8c.html b/docs/DSP/html/arm__q31__to__q7_8c.html new file mode 100644 index 0000000..b666873 --- /dev/null +++ b/docs/DSP/html/arm__q31__to__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_q31_to_q7.c File Reference +CMSIS-DSP: arm_q31_to_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_q31_to_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_q31_to_q7 (q31_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Converts the elements of the Q31 vector to Q7 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__q7__to__float_8c.html b/docs/DSP/html/arm__q7__to__float_8c.html new file mode 100644 index 0000000..a48c32f --- /dev/null +++ b/docs/DSP/html/arm__q7__to__float_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_q7_to_float.c File Reference +CMSIS-DSP: arm_q7_to_float.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_q7_to_float.c File Reference
+
+
+ + + + + +

+Functions

void arm_q7_to_float (q7_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Converts the elements of the Q7 vector to floating-point vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__q7__to__q15_8c.html b/docs/DSP/html/arm__q7__to__q15_8c.html new file mode 100644 index 0000000..a8792df --- /dev/null +++ b/docs/DSP/html/arm__q7__to__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_q7_to_q15.c File Reference +CMSIS-DSP: arm_q7_to_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_q7_to_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_q7_to_q15 (q7_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Converts the elements of the Q7 vector to Q15 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__q7__to__q31_8c.html b/docs/DSP/html/arm__q7__to__q31_8c.html new file mode 100644 index 0000000..bbbc6dc --- /dev/null +++ b/docs/DSP/html/arm__q7__to__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_q7_to_q31.c File Reference +CMSIS-DSP: arm_q7_to_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_q7_to_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_q7_to_q31 (q7_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Converts the elements of the Q7 vector to Q31 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__rfft__f32_8c.html b/docs/DSP/html/arm__rfft__f32_8c.html new file mode 100644 index 0000000..be0a8a0 --- /dev/null +++ b/docs/DSP/html/arm__rfft__f32_8c.html @@ -0,0 +1,407 @@ + + + + + +arm_rfft_f32.c File Reference +CMSIS-DSP: arm_rfft_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_rfft_f32.c File Reference
+
+
+ + + + + + + + + + + + + + + + + +

+Functions

void arm_radix4_butterfly_f32 (float32_t *pSrc, uint16_t fftLen, float32_t *pCoef, uint16_t twidCoefModifier)
 
void arm_radix4_butterfly_inverse_f32 (float32_t *pSrc, uint16_t fftLen, float32_t *pCoef, uint16_t twidCoefModifier, float32_t onebyfftLen)
 
void arm_bitreversal_f32 (float32_t *pSrc, uint16_t fftSize, uint16_t bitRevFactor, uint16_t *pBitRevTab)
 
void arm_split_rfft_f32 (float32_t *pSrc, uint32_t fftLen, float32_t *pATable, float32_t *pBTable, float32_t *pDst, uint32_t modifier)
 Core Real FFT process. More...
 
void arm_split_rifft_f32 (float32_t *pSrc, uint32_t fftLen, float32_t *pATable, float32_t *pBTable, float32_t *pDst, uint32_t modifier)
 Core Real IFFT process. More...
 
void arm_rfft_f32 (const arm_rfft_instance_f32 *S, float32_t *pSrc, float32_t *pDst)
 Processing function for the floating-point RFFT/RIFFT. More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_bitreversal_f32 (float32_t * pSrc,
uint16_t fftSize,
uint16_t bitRevFactor,
uint16_t * pBitRevTab 
)
+
+ +

Referenced by arm_rfft_f32().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix4_butterfly_f32 (float32_t * pSrc,
uint16_t fftLen,
float32_t * pCoef,
uint16_t twidCoefModifier 
)
+
+

end of ComplexFFT group

+ +

Referenced by arm_cfft_radix4_f32(), and arm_rfft_f32().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_radix4_butterfly_inverse_f32 (float32_t * pSrc,
uint16_t fftLen,
float32_t * pCoef,
uint16_t twidCoefModifier,
float32_t onebyfftLen 
)
+
+ +

Referenced by arm_cfft_radix4_f32(), and arm_rfft_f32().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_split_rfft_f32 (float32_t * pSrc,
uint32_t fftLen,
float32_t * pATable,
float32_t * pBTable,
float32_t * pDst,
uint32_t modifier 
)
+
+

end of RealFFT group

+
Parameters
+ + + + + + + +
[in]*pSrcpoints to the input buffer.
[in]fftLenlength of FFT.
[in]*pATablepoints to the twiddle Coef A buffer.
[in]*pBTablepoints to the twiddle Coef B buffer.
[out]*pDstpoints to the output buffer.
[in]modifiertwiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.
+
+
+
Returns
none.
+ +

Referenced by arm_rfft_f32().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_split_rifft_f32 (float32_t * pSrc,
uint32_t fftLen,
float32_t * pATable,
float32_t * pBTable,
float32_t * pDst,
uint32_t modifier 
)
+
+
Parameters
+ + + + + + + +
[in]*pSrcpoints to the input buffer.
[in]fftLenlength of FFT.
[in]*pATablepoints to the twiddle Coef A buffer.
[in]*pBTablepoints to the twiddle Coef B buffer.
[out]*pDstpoints to the output buffer.
[in]modifiertwiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.
+
+
+
Returns
none.
+ +

Referenced by arm_rfft_f32().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__rfft__fast__f32_8c.html b/docs/DSP/html/arm__rfft__fast__f32_8c.html new file mode 100644 index 0000000..6f756a4 --- /dev/null +++ b/docs/DSP/html/arm__rfft__fast__f32_8c.html @@ -0,0 +1,215 @@ + + + + + +arm_rfft_fast_f32.c File Reference +CMSIS-DSP: arm_rfft_fast_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_rfft_fast_f32.c File Reference
+
+
+ + + + + + + + + +

+Functions

void stage_rfft_f32 (arm_rfft_fast_instance_f32 *S, float32_t *p, float32_t *pOut)
 
void merge_rfft_f32 (arm_rfft_fast_instance_f32 *S, float32_t *p, float32_t *pOut)
 
void arm_rfft_fast_f32 (arm_rfft_fast_instance_f32 *S, float32_t *p, float32_t *pOut, uint8_t ifftFlag)
 Processing function for the floating-point real FFT. More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void merge_rfft_f32 (arm_rfft_fast_instance_f32 * S,
float32_t * p,
float32_t * pOut 
)
+
+ +

References arm_rfft_fast_instance_f32::pTwiddleRFFT, and arm_rfft_fast_instance_f32::Sint.

+ +

Referenced by arm_rfft_fast_f32().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void stage_rfft_f32 (arm_rfft_fast_instance_f32 * S,
float32_t * p,
float32_t * pOut 
)
+
+ +

References arm_rfft_fast_instance_f32::pTwiddleRFFT, and arm_rfft_fast_instance_f32::Sint.

+ +

Referenced by arm_rfft_fast_f32().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__rfft__fast__init__f32_8c.html b/docs/DSP/html/arm__rfft__fast__init__f32_8c.html new file mode 100644 index 0000000..e6b66aa --- /dev/null +++ b/docs/DSP/html/arm__rfft__fast__init__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_rfft_fast_init_f32.c File Reference +CMSIS-DSP: arm_rfft_fast_init_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_rfft_fast_init_f32.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_rfft_fast_init_f32 (arm_rfft_fast_instance_f32 *S, uint16_t fftLen)
 Initialization function for the floating-point real FFT. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__rfft__init__f32_8c.html b/docs/DSP/html/arm__rfft__init__f32_8c.html new file mode 100644 index 0000000..eceb28e --- /dev/null +++ b/docs/DSP/html/arm__rfft__init__f32_8c.html @@ -0,0 +1,145 @@ + + + + + +arm_rfft_init_f32.c File Reference +CMSIS-DSP: arm_rfft_init_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions | +Variables
+
+
arm_rfft_init_f32.c File Reference
+
+
+ + + + +

+Functions

arm_status arm_rfft_init_f32 (arm_rfft_instance_f32 *S, arm_cfft_radix4_instance_f32 *S_CFFT, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag)
 
+ + + + + +

+Variables

static const float32_t realCoefA [8192]
 
static const float32_t realCoefB [8192]
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__rfft__init__q15_8c.html b/docs/DSP/html/arm__rfft__init__q15_8c.html new file mode 100644 index 0000000..3eeb5ab --- /dev/null +++ b/docs/DSP/html/arm__rfft__init__q15_8c.html @@ -0,0 +1,146 @@ + + + + + +arm_rfft_init_q15.c File Reference +CMSIS-DSP: arm_rfft_init_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions | +Variables
+
+
arm_rfft_init_q15.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_rfft_init_q15 (arm_rfft_instance_q15 *S, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag)
 Initialization function for the Q15 RFFT/RIFFT. More...
 
+ + + + + +

+Variables

const q15_t ALIGN4 realCoefAQ15 [8192]
 
const q15_t ALIGN4 realCoefBQ15 [8192]
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__rfft__init__q31_8c.html b/docs/DSP/html/arm__rfft__init__q31_8c.html new file mode 100644 index 0000000..a5e6e95 --- /dev/null +++ b/docs/DSP/html/arm__rfft__init__q31_8c.html @@ -0,0 +1,146 @@ + + + + + +arm_rfft_init_q31.c File Reference +CMSIS-DSP: arm_rfft_init_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions | +Variables
+
+
arm_rfft_init_q31.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_rfft_init_q31 (arm_rfft_instance_q31 *S, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag)
 Initialization function for the Q31 RFFT/RIFFT. More...
 
+ + + + + +

+Variables

const q31_t realCoefAQ31 [8192]
 
const q31_t realCoefBQ31 [8192]
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__rfft__q15_8c.html b/docs/DSP/html/arm__rfft__q15_8c.html new file mode 100644 index 0000000..1fab8ad --- /dev/null +++ b/docs/DSP/html/arm__rfft__q15_8c.html @@ -0,0 +1,278 @@ + + + + + +arm_rfft_q15.c File Reference +CMSIS-DSP: arm_rfft_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_rfft_q15.c File Reference
+
+
+ + + + + + + + + + + +

+Functions

void arm_split_rfft_q15 (q15_t *pSrc, uint32_t fftLen, q15_t *pATable, q15_t *pBTable, q15_t *pDst, uint32_t modifier)
 Core Real FFT process. More...
 
void arm_split_rifft_q15 (q15_t *pSrc, uint32_t fftLen, q15_t *pATable, q15_t *pBTable, q15_t *pDst, uint32_t modifier)
 Core Real IFFT process. More...
 
void arm_rfft_q15 (const arm_rfft_instance_q15 *S, q15_t *pSrc, q15_t *pDst)
 Processing function for the Q15 RFFT/RIFFT. More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_split_rfft_q15 (q15_t * pSrc,
uint32_t fftLen,
q15_t * pATable,
q15_t * pBTable,
q15_t * pDst,
uint32_t modifier 
)
+
+

end of RealFFT group

+
Parameters
+ + + + + + + +
*pSrcpoints to the input buffer.
fftLenlength of FFT.
*pATablepoints to the A twiddle Coef buffer.
*pBTablepoints to the B twiddle Coef buffer.
*pDstpoints to the output buffer.
modifiertwiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.
+
+
+
Returns
none. The function implements a Real FFT
+ +

References __SIMD32, __SMLAD(), __SMLADX(), __SMUSD(), and __SMUSDX().

+ +

Referenced by arm_rfft_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_split_rifft_q15 (q15_t * pSrc,
uint32_t fftLen,
q15_t * pATable,
q15_t * pBTable,
q15_t * pDst,
uint32_t modifier 
)
+
+
Parameters
+ + + + + + + +
[in]*pSrcpoints to the input buffer.
[in]fftLenlength of FFT.
[in]*pATablepoints to the twiddle Coef A buffer.
[in]*pBTablepoints to the twiddle Coef B buffer.
[out]*pDstpoints to the output buffer.
[in]modifiertwiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.
+
+
+
Returns
none. The function implements a Real IFFT
+ +

References __PKHBT, __SIMD32, __SMLAD(), __SMLSDX(), __SMUADX(), and __SMUSD().

+ +

Referenced by arm_rfft_q15().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__rfft__q31_8c.html b/docs/DSP/html/arm__rfft__q31_8c.html new file mode 100644 index 0000000..a66c69c --- /dev/null +++ b/docs/DSP/html/arm__rfft__q31_8c.html @@ -0,0 +1,278 @@ + + + + + +arm_rfft_q31.c File Reference +CMSIS-DSP: arm_rfft_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_rfft_q31.c File Reference
+
+
+ + + + + + + + + + + +

+Functions

void arm_split_rfft_q31 (q31_t *pSrc, uint32_t fftLen, q31_t *pATable, q31_t *pBTable, q31_t *pDst, uint32_t modifier)
 Core Real FFT process. More...
 
void arm_split_rifft_q31 (q31_t *pSrc, uint32_t fftLen, q31_t *pATable, q31_t *pBTable, q31_t *pDst, uint32_t modifier)
 Core Real IFFT process. More...
 
void arm_rfft_q31 (const arm_rfft_instance_q31 *S, q31_t *pSrc, q31_t *pDst)
 Processing function for the Q31 RFFT/RIFFT. More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_split_rfft_q31 (q31_t * pSrc,
uint32_t fftLen,
q31_t * pATable,
q31_t * pBTable,
q31_t * pDst,
uint32_t modifier 
)
+
+

end of RealFFT group

+
Parameters
+ + + + + + + +
[in]*pSrcpoints to the input buffer.
[in]fftLenlength of FFT.
[in]*pATablepoints to the twiddle Coef A buffer.
[in]*pBTablepoints to the twiddle Coef B buffer.
[out]*pDstpoints to the output buffer.
[in]modifiertwiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.
+
+
+
Returns
none.
+ +

References mult_32x32_keep32_R, multAcc_32x32_keep32_R, and multSub_32x32_keep32_R.

+ +

Referenced by arm_rfft_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_split_rifft_q31 (q31_t * pSrc,
uint32_t fftLen,
q31_t * pATable,
q31_t * pBTable,
q31_t * pDst,
uint32_t modifier 
)
+
+
Parameters
+ + + + + + + +
[in]*pSrcpoints to the input buffer.
[in]fftLenlength of FFT.
[in]*pATablepoints to the twiddle Coef A buffer.
[in]*pBTablepoints to the twiddle Coef B buffer.
[out]*pDstpoints to the output buffer.
[in]modifiertwiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.
+
+
+
Returns
none.
+ +

References mult_32x32_keep32_R, multAcc_32x32_keep32_R, and multSub_32x32_keep32_R.

+ +

Referenced by arm_rfft_q31().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__rms__f32_8c.html b/docs/DSP/html/arm__rms__f32_8c.html new file mode 100644 index 0000000..0cde4f7 --- /dev/null +++ b/docs/DSP/html/arm__rms__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_rms_f32.c File Reference +CMSIS-DSP: arm_rms_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_rms_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_rms_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult)
 Root Mean Square of the elements of a floating-point vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__rms__q15_8c.html b/docs/DSP/html/arm__rms__q15_8c.html new file mode 100644 index 0000000..8f74cfb --- /dev/null +++ b/docs/DSP/html/arm__rms__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_rms_q15.c File Reference +CMSIS-DSP: arm_rms_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_rms_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_rms_q15 (q15_t *pSrc, uint32_t blockSize, q15_t *pResult)
 Root Mean Square of the elements of a Q15 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__rms__q31_8c.html b/docs/DSP/html/arm__rms__q31_8c.html new file mode 100644 index 0000000..5c99735 --- /dev/null +++ b/docs/DSP/html/arm__rms__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_rms_q31.c File Reference +CMSIS-DSP: arm_rms_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_rms_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_rms_q31 (q31_t *pSrc, uint32_t blockSize, q31_t *pResult)
 Root Mean Square of the elements of a Q31 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__scale__f32_8c.html b/docs/DSP/html/arm__scale__f32_8c.html new file mode 100644 index 0000000..fcccdf6 --- /dev/null +++ b/docs/DSP/html/arm__scale__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_scale_f32.c File Reference +CMSIS-DSP: arm_scale_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_scale_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_scale_f32 (float32_t *pSrc, float32_t scale, float32_t *pDst, uint32_t blockSize)
 Multiplies a floating-point vector by a scalar. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__scale__q15_8c.html b/docs/DSP/html/arm__scale__q15_8c.html new file mode 100644 index 0000000..546059c --- /dev/null +++ b/docs/DSP/html/arm__scale__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_scale_q15.c File Reference +CMSIS-DSP: arm_scale_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_scale_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_scale_q15 (q15_t *pSrc, q15_t scaleFract, int8_t shift, q15_t *pDst, uint32_t blockSize)
 Multiplies a Q15 vector by a scalar. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__scale__q31_8c.html b/docs/DSP/html/arm__scale__q31_8c.html new file mode 100644 index 0000000..f929be9 --- /dev/null +++ b/docs/DSP/html/arm__scale__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_scale_q31.c File Reference +CMSIS-DSP: arm_scale_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_scale_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_scale_q31 (q31_t *pSrc, q31_t scaleFract, int8_t shift, q31_t *pDst, uint32_t blockSize)
 Multiplies a Q31 vector by a scalar. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__scale__q7_8c.html b/docs/DSP/html/arm__scale__q7_8c.html new file mode 100644 index 0000000..ff612bc --- /dev/null +++ b/docs/DSP/html/arm__scale__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_scale_q7.c File Reference +CMSIS-DSP: arm_scale_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_scale_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_scale_q7 (q7_t *pSrc, q7_t scaleFract, int8_t shift, q7_t *pDst, uint32_t blockSize)
 Multiplies a Q7 vector by a scalar. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__shift__q15_8c.html b/docs/DSP/html/arm__shift__q15_8c.html new file mode 100644 index 0000000..ac1cffb --- /dev/null +++ b/docs/DSP/html/arm__shift__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_shift_q15.c File Reference +CMSIS-DSP: arm_shift_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_shift_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_shift_q15 (q15_t *pSrc, int8_t shiftBits, q15_t *pDst, uint32_t blockSize)
 Shifts the elements of a Q15 vector a specified number of bits. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__shift__q31_8c.html b/docs/DSP/html/arm__shift__q31_8c.html new file mode 100644 index 0000000..06d56e3 --- /dev/null +++ b/docs/DSP/html/arm__shift__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_shift_q31.c File Reference +CMSIS-DSP: arm_shift_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_shift_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_shift_q31 (q31_t *pSrc, int8_t shiftBits, q31_t *pDst, uint32_t blockSize)
 Shifts the elements of a Q31 vector a specified number of bits. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__shift__q7_8c.html b/docs/DSP/html/arm__shift__q7_8c.html new file mode 100644 index 0000000..3b75f17 --- /dev/null +++ b/docs/DSP/html/arm__shift__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_shift_q7.c File Reference +CMSIS-DSP: arm_shift_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_shift_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_shift_q7 (q7_t *pSrc, int8_t shiftBits, q7_t *pDst, uint32_t blockSize)
 Shifts the elements of a Q7 vector a specified number of bits. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__signal__converge__data_8c.html b/docs/DSP/html/arm__signal__converge__data_8c.html new file mode 100644 index 0000000..e37c371 --- /dev/null +++ b/docs/DSP/html/arm__signal__converge__data_8c.html @@ -0,0 +1,182 @@ + + + + + +arm_signal_converge_data.c File Reference +CMSIS-DSP: arm_signal_converge_data.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
arm_signal_converge_data.c File Reference
+
+
+ + + + + + + + +

+Variables

float32_t testInput_f32 [1536]
 
float32_t lmsNormCoeff_f32 [32]
 
const float32_t FIRCoeff_f32 [32]
 
+

Variable Documentation

+ +
+
+ + + + +
const float32_t FIRCoeff_f32[32]
+
+ +

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t lmsNormCoeff_f32[32]
+
+ +

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t testInput_f32[1536]
+
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__signal__converge__example_2Abstract_8txt.html b/docs/DSP/html/arm__signal__converge__example_2Abstract_8txt.html new file mode 100644 index 0000000..056308a --- /dev/null +++ b/docs/DSP/html/arm__signal__converge__example_2Abstract_8txt.html @@ -0,0 +1,168 @@ + + + + + +Abstract.txt File Reference +CMSIS-DSP: Abstract.txt File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
Abstract.txt File Reference
+
+
+ + + + + + +

+Variables

CMSIS DSP_Lib example
+arm_signal_converge_example
+for Cortex 		M0
 
CMSIS DSP_Lib example
+arm_signal_converge_example
+for Cortex Cortex 		M3
 
+

Variable Documentation

+ +
+
+ + + + +
CMSIS DSP_Lib example arm_signal_converge_example for Cortex M0
+
+ +
+
+ +
+
+ + + + +
CMSIS DSP_Lib example arm_signal_converge_example for Cortex Cortex M3
+
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__signal__converge__example_2math__helper_8c.html b/docs/DSP/html/arm__signal__converge__example_2math__helper_8c.html new file mode 100644 index 0000000..42f195c --- /dev/null +++ b/docs/DSP/html/arm__signal__converge__example_2math__helper_8c.html @@ -0,0 +1,763 @@ + + + + + +math_helper.c File Reference +CMSIS-DSP: math_helper.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_signal_converge_example/math_helper.c File Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

float arm_snr_f32 (float *pRef, float *pTest, uint32_t buffSize)
 Caluclation of SNR. More...
 
void arm_provide_guard_bits_q15 (q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_float_to_q12_20 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed in q12.20 format. More...
 
uint32_t arm_compare_fixed_q15 (q15_t *pIn, q15_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
uint32_t arm_compare_fixed_q31 (q31_t *pIn, q31_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
void arm_provide_guard_bits_q31 (q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_provide_guard_bits_q7 (q7_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
uint32_t arm_calc_guard_bits (uint32_t num_adds)
 Caluclates number of guard bits. More...
 
void arm_apply_guard_bits (float32_t *pIn, uint32_t numSamples, uint32_t guard_bits)
 Apply guard bits to buffer. More...
 
uint32_t arm_calc_2pow (uint32_t numShifts)
 Calculates pow(2, numShifts) More...
 
void arm_float_to_q14 (float *pIn, q15_t *pOut, uint32_t numSamples)
 Converts float to fixed q14. More...
 
void arm_float_to_q30 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_float_to_q29 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_float_to_q28 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q28 format. More...
 
void arm_clip_f32 (float *pIn, uint32_t numSamples)
 Clip the float values to +/- 1. More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_apply_guard_bits (float32_t * pIn,
uint32_t numSamples,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]pInpointer to input buffer
[in]numSamplesnumber of samples in the input buffer
[in]guard_bitsguard bits
+
+
+
Returns
none
+ +

References arm_calc_2pow().

+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_2pow (uint32_t numShifts)
+
+
Parameters
+ + +
[in]numShiftsnumber of shifts
+
+
+
Returns
pow(2, numShifts)
+ +

Referenced by arm_apply_guard_bits().

+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_guard_bits (uint32_t num_adds)
+
+
Parameters
+ + +
[in]num_addsnumber of additions
+
+
+
Returns
guard bits The function Caluclates the number of guard bits depending on the numtaps
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_clip_f32 (float * pIn,
uint32_t numSamples 
)
+
+
Parameters
+ + + +
[in,out]pIninput buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q15 (q15_t * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q31 (q31_t * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q12_20 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to outputbuffer
[in]numSamplesnumber of samples in the input buffer
+
+
+
Returns
none The function converts floating point values to fixed point(q12.20) values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q14 (float * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q28 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q29 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q30 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q15 (q15_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q31 (q31_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q7 (q7_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
float arm_snr_f32 (float * pRef,
float * pTest,
uint32_t buffSize 
)
+
+
Parameters
+ + + + +
[in]pRefPointer to the reference buffer
[in]pTestPointer to the test buffer
[in]buffSizetotal number of samples
+
+
+
Returns
SNR The function Caluclates signal to noise ratio for the reference output and test output
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__signal__converge__example_2math__helper_8h.html b/docs/DSP/html/arm__signal__converge__example_2math__helper_8h.html new file mode 100644 index 0000000..df5423d --- /dev/null +++ b/docs/DSP/html/arm__signal__converge__example_2math__helper_8h.html @@ -0,0 +1,719 @@ + + + + + +math_helper.h File Reference +CMSIS-DSP: math_helper.h File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_signal_converge_example/math_helper.h File Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

float arm_snr_f32 (float *pRef, float *pTest, uint32_t buffSize)
 Caluclation of SNR. More...
 
void arm_float_to_q12_20 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed in q12.20 format. More...
 
void arm_provide_guard_bits_q15 (q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_provide_guard_bits_q31 (q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
 Provide guard bits for Input buffer. More...
 
void arm_float_to_q14 (float *pIn, q15_t *pOut, uint32_t numSamples)
 Converts float to fixed q14. More...
 
void arm_float_to_q29 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_float_to_q28 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q28 format. More...
 
void arm_float_to_q30 (float *pIn, q31_t *pOut, uint32_t numSamples)
 Converts float to fixed q30 format. More...
 
void arm_clip_f32 (float *pIn, uint32_t numSamples)
 Clip the float values to +/- 1. More...
 
uint32_t arm_calc_guard_bits (uint32_t num_adds)
 Caluclates number of guard bits. More...
 
void arm_apply_guard_bits (float32_t *pIn, uint32_t numSamples, uint32_t guard_bits)
 Apply guard bits to buffer. More...
 
uint32_t arm_compare_fixed_q15 (q15_t *pIn, q15_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
uint32_t arm_compare_fixed_q31 (q31_t *pIn, q31_t *pOut, uint32_t numSamples)
 Compare MATLAB Reference Output and ARM Test output. More...
 
uint32_t arm_calc_2pow (uint32_t guard_bits)
 Calculates pow(2, numShifts) More...
 
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_apply_guard_bits (float32_t * pIn,
uint32_t numSamples,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]pInpointer to input buffer
[in]numSamplesnumber of samples in the input buffer
[in]guard_bitsguard bits
+
+
+
Returns
none
+ +

References arm_calc_2pow().

+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_2pow (uint32_t numShifts)
+
+
Parameters
+ + +
[in]numShiftsnumber of shifts
+
+
+
Returns
pow(2, numShifts)
+ +

Referenced by arm_apply_guard_bits().

+ +
+
+ +
+
+ + + + + + + + +
uint32_t arm_calc_guard_bits (uint32_t num_adds)
+
+
Parameters
+ + +
[in]num_addsnumber of additions
+
+
+
Returns
guard bits The function Caluclates the number of guard bits depending on the numtaps
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_clip_f32 (float * pIn,
uint32_t numSamples 
)
+
+
Parameters
+ + + +
[in,out]pIninput buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q15 (q15_t * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
uint32_t arm_compare_fixed_q31 (q31_t * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInPointer to Ref buffer
[in]pOutPointer to Test buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
maximum difference
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q12_20 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to outputbuffer
[in]numSamplesnumber of samples in the input buffer
+
+
+
Returns
none The function converts floating point values to fixed point(q12.20) values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q14 (float * pIn,
q15_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q28 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q29 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q30 (float * pIn,
q31_t * pOut,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]pInpointer to input buffer
[out]pOutpointer to output buffer
[in]numSamplesnumber of samples in the buffer
+
+
+
Returns
none The function converts floating point values to fixed point values
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q15 (q15_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_provide_guard_bits_q31 (q31_t * input_buf,
uint32_t blockSize,
uint32_t guard_bits 
)
+
+
Parameters
+ + + + +
[in,out]input_bufPointer to input buffer
[in]blockSizeblock Size
[in]guard_bitsguard bits
+
+
+
Returns
none The function Provides the guard bits for the buffer to avoid overflow
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
float arm_snr_f32 (float * pRef,
float * pTest,
uint32_t buffSize 
)
+
+
Parameters
+ + + + +
[in]pRefPointer to the reference buffer
[in]pTestPointer to the test buffer
[in]buffSizetotal number of samples
+
+
+
Returns
SNR The function Caluclates signal to noise ratio for the reference output and test output
+ +

Referenced by main().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__signal__converge__example__f32_8c.html b/docs/DSP/html/arm__signal__converge__example__f32_8c.html new file mode 100644 index 0000000..13d64b8 --- /dev/null +++ b/docs/DSP/html/arm__signal__converge__example__f32_8c.html @@ -0,0 +1,565 @@ + + + + + +arm_signal_converge_example_f32.c File Reference +CMSIS-DSP: arm_signal_converge_example_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Macros | +Functions | +Variables
+
+
arm_signal_converge_example_f32.c File Reference
+
+
+ + + + + + + + + + + + + + + + +

+Macros

#define TEST_LENGTH_SAMPLES
 
#define NUMTAPS
 
#define BLOCKSIZE
 
#define DELTA_ERROR
 
#define DELTA_COEFF
 
#define MU
 
#define NUMFRAMES
 
+ + + + + + + + + +

+Functions

arm_status test_signal_converge_example (void)
 
arm_status test_signal_converge (float32_t *err_signal, uint32_t blockSize)
 
void getinput (float32_t *input, uint32_t fr_cnt, uint32_t blockSize)
 
int32_t main (void)
 
+ + + + + + + + + + + + + + + + + + + + + + + + + +

+Variables

float32_t firStateF32 [NUMTAPS+BLOCKSIZE]
 
arm_fir_instance_f32 LPF_instance
 
float32_t lmsStateF32 [NUMTAPS+BLOCKSIZE]
 
float32_t errOutput [TEST_LENGTH_SAMPLES]
 
arm_lms_norm_instance_f32 lmsNorm_instance
 
float32_t testInput_f32 [TEST_LENGTH_SAMPLES]
 
float32_t lmsNormCoeff_f32 [32]
 
const float32_t FIRCoeff_f32 [32]
 
float32_t wire1 [BLOCKSIZE]
 
float32_t wire2 [BLOCKSIZE]
 
float32_t wire3 [BLOCKSIZE]
 
float32_t err_signal [BLOCKSIZE]
 
+

Macro Definition Documentation

+ +
+
+ + + + +
#define BLOCKSIZE
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
#define DELTA_COEFF
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
#define DELTA_ERROR
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
#define MU
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
#define NUMFRAMES
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
#define NUMTAPS
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
#define TEST_LENGTH_SAMPLES
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+
+
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void getinput (float32_t * input,
uint32_t fr_cnt,
uint32_t blockSize 
)
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+
+
+ +
+
+ + + + + + + + +
int32_t main (void )
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+

References arm_abs_f32(), arm_copy_f32(), arm_fir_f32(), arm_fir_init_f32(), arm_lms_norm_f32(), arm_lms_norm_init_f32(), ARM_MATH_SUCCESS, ARM_MATH_TEST_FAILURE, arm_min_f32(), arm_scale_f32(), arm_sub_f32(), BLOCKSIZE, DELTA_COEFF, DELTA_ERROR, err_signal, FIRCoeff_f32, firStateF32, lmsNormCoeff_f32, lmsStateF32, MU, NUMFRAMES, NUMTAPS, status, testInput_f32, wire1, wire2, and wire3.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
arm_status test_signal_converge (float32_t * err_signal,
uint32_t blockSize 
)
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+
+
+ +
+
+ + + + + + + + +
arm_status test_signal_converge_example (void )
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+
+
+

Variable Documentation

+ +
+
+ + + + +
float32_t err_signal[BLOCKSIZE]
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t errOutput[TEST_LENGTH_SAMPLES]
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+
+
+ +
+
+ + + + +
const float32_t FIRCoeff_f32[32]
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t firStateF32[NUMTAPS+BLOCKSIZE]
+
+
Examples:
arm_fir_example_f32.c, and arm_signal_converge_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
arm_lms_norm_instance_f32 lmsNorm_instance
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+
+
+ +
+
+ + + + +
float32_t lmsNormCoeff_f32[32]
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t lmsStateF32[NUMTAPS+BLOCKSIZE]
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
arm_fir_instance_f32 LPF_instance
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+
+
+ +
+
+ + + + +
float32_t testInput_f32[TEST_LENGTH_SAMPLES]
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t wire1[BLOCKSIZE]
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t wire2[BLOCKSIZE]
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t wire3[BLOCKSIZE]
+
+
Examples:
arm_signal_converge_example_f32.c.
+
+

Referenced by main().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__sin__cos__example_2Abstract_8txt.html b/docs/DSP/html/arm__sin__cos__example_2Abstract_8txt.html new file mode 100644 index 0000000..ca58dae --- /dev/null +++ b/docs/DSP/html/arm__sin__cos__example_2Abstract_8txt.html @@ -0,0 +1,167 @@ + + + + + +Abstract.txt File Reference +CMSIS-DSP: Abstract.txt File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
Abstract.txt File Reference
+
+
+ + + + + + +

+Variables

CMSIS DSP_Lib example
+arm_sin_cos_example for Cortex 		M0
 
CMSIS DSP_Lib example
+arm_sin_cos_example for Cortex
+Cortex 		M3
 
+

Variable Documentation

+ +
+
+ + + + +
CMSIS DSP_Lib example arm_sin_cos_example for Cortex M0
+
+ +
+
+ +
+
+ + + + +
CMSIS DSP_Lib example arm_sin_cos_example for Cortex Cortex M3
+
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__sin__cos__example__f32_8c.html b/docs/DSP/html/arm__sin__cos__example__f32_8c.html new file mode 100644 index 0000000..da262f6 --- /dev/null +++ b/docs/DSP/html/arm__sin__cos__example__f32_8c.html @@ -0,0 +1,352 @@ + + + + + +arm_sin_cos_example_f32.c File Reference +CMSIS-DSP: arm_sin_cos_example_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Macros | +Functions | +Variables
+
+
arm_sin_cos_example_f32.c File Reference
+
+
+ + + + + + +

+Macros

#define MAX_BLOCKSIZE
 
#define DELTA
 
+ + + +

+Functions

int32_t main (void)
 
+ + + + + + + + + + + + + + + + + + + +

+Variables

const float32_t testInput_f32 [MAX_BLOCKSIZE]
 
const float32_t testRefOutput_f32
 
uint32_t blockSize
 
float32_t testOutput
 
float32_t cosOutput
 
float32_t sinOutput
 
float32_t cosSquareOutput
 
float32_t sinSquareOutput
 
arm_status status
 
+

Macro Definition Documentation

+ +
+
+ + + + +
#define DELTA
+
+
Examples:
arm_sin_cos_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
#define MAX_BLOCKSIZE
+
+
Examples:
arm_sin_cos_example_f32.c.
+
+
+
+

Function Documentation

+ +
+
+ + + + + + + + +
int32_t main (void )
+
+
Examples:
arm_sin_cos_example_f32.c.
+
+

References arm_add_f32(), arm_cos_f32(), ARM_MATH_TEST_FAILURE, arm_mult_f32(), arm_sin_f32(), blockSize, cosOutput, cosSquareOutput, DELTA, sinOutput, sinSquareOutput, status, testInput_f32, testOutput, and testRefOutput_f32.

+ +
+
+

Variable Documentation

+ +
+
+ + + + +
uint32_t blockSize
+
+
Examples:
arm_sin_cos_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t cosOutput
+
+
Examples:
arm_sin_cos_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t cosSquareOutput
+
+
Examples:
arm_sin_cos_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t sinOutput
+
+
Examples:
arm_sin_cos_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t sinSquareOutput
+
+
Examples:
arm_sin_cos_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
arm_status status
+
+
Examples:
arm_sin_cos_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
const float32_t testInput_f32[MAX_BLOCKSIZE]
+
+
Examples:
arm_sin_cos_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t testOutput
+
+
Examples:
arm_sin_cos_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
const float32_t testRefOutput_f32
+
+
Examples:
arm_sin_cos_example_f32.c.
+
+

Referenced by main().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__sin__cos__f32_8c.html b/docs/DSP/html/arm__sin__cos__f32_8c.html new file mode 100644 index 0000000..df885dc --- /dev/null +++ b/docs/DSP/html/arm__sin__cos__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_sin_cos_f32.c File Reference +CMSIS-DSP: arm_sin_cos_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_sin_cos_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_sin_cos_f32 (float32_t theta, float32_t *pSinVal, float32_t *pCosVal)
 Floating-point sin_cos function. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__sin__cos__q31_8c.html b/docs/DSP/html/arm__sin__cos__q31_8c.html new file mode 100644 index 0000000..b2375a8 --- /dev/null +++ b/docs/DSP/html/arm__sin__cos__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_sin_cos_q31.c File Reference +CMSIS-DSP: arm_sin_cos_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_sin_cos_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_sin_cos_q31 (q31_t theta, q31_t *pSinVal, q31_t *pCosVal)
 Q31 sin_cos function. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__sin__f32_8c.html b/docs/DSP/html/arm__sin__f32_8c.html new file mode 100644 index 0000000..a8b7b72 --- /dev/null +++ b/docs/DSP/html/arm__sin__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_sin_f32.c File Reference +CMSIS-DSP: arm_sin_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_sin_f32.c File Reference
+
+
+ + + + + +

+Functions

float32_t arm_sin_f32 (float32_t x)
 Fast approximation to the trigonometric sine function for floating-point data. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__sin__q15_8c.html b/docs/DSP/html/arm__sin__q15_8c.html new file mode 100644 index 0000000..5165f96 --- /dev/null +++ b/docs/DSP/html/arm__sin__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_sin_q15.c File Reference +CMSIS-DSP: arm_sin_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_sin_q15.c File Reference
+
+
+ + + + + +

+Functions

q15_t arm_sin_q15 (q15_t x)
 Fast approximation to the trigonometric sine function for Q15 data. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__sin__q31_8c.html b/docs/DSP/html/arm__sin__q31_8c.html new file mode 100644 index 0000000..2b179ab --- /dev/null +++ b/docs/DSP/html/arm__sin__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_sin_q31.c File Reference +CMSIS-DSP: arm_sin_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_sin_q31.c File Reference
+
+
+ + + + + +

+Functions

q31_t arm_sin_q31 (q31_t x)
 Fast approximation to the trigonometric sine function for Q31 data. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__sqrt__q15_8c.html b/docs/DSP/html/arm__sqrt__q15_8c.html new file mode 100644 index 0000000..2fe5f86 --- /dev/null +++ b/docs/DSP/html/arm__sqrt__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_sqrt_q15.c File Reference +CMSIS-DSP: arm_sqrt_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_sqrt_q15.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_sqrt_q15 (q15_t in, q15_t *pOut)
 Q15 square root function. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__sqrt__q31_8c.html b/docs/DSP/html/arm__sqrt__q31_8c.html new file mode 100644 index 0000000..1d66bac --- /dev/null +++ b/docs/DSP/html/arm__sqrt__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_sqrt_q31.c File Reference +CMSIS-DSP: arm_sqrt_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_sqrt_q31.c File Reference
+
+
+ + + + + +

+Functions

arm_status arm_sqrt_q31 (q31_t in, q31_t *pOut)
 Q31 square root function. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__std__f32_8c.html b/docs/DSP/html/arm__std__f32_8c.html new file mode 100644 index 0000000..fa02fb9 --- /dev/null +++ b/docs/DSP/html/arm__std__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_std_f32.c File Reference +CMSIS-DSP: arm_std_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_std_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_std_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult)
 Standard deviation of the elements of a floating-point vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__std__q15_8c.html b/docs/DSP/html/arm__std__q15_8c.html new file mode 100644 index 0000000..f85103f --- /dev/null +++ b/docs/DSP/html/arm__std__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_std_q15.c File Reference +CMSIS-DSP: arm_std_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_std_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_std_q15 (q15_t *pSrc, uint32_t blockSize, q15_t *pResult)
 Standard deviation of the elements of a Q15 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__std__q31_8c.html b/docs/DSP/html/arm__std__q31_8c.html new file mode 100644 index 0000000..ef56074 --- /dev/null +++ b/docs/DSP/html/arm__std__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_std_q31.c File Reference +CMSIS-DSP: arm_std_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_std_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_std_q31 (q31_t *pSrc, uint32_t blockSize, q31_t *pResult)
 Standard deviation of the elements of a Q31 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__sub__f32_8c.html b/docs/DSP/html/arm__sub__f32_8c.html new file mode 100644 index 0000000..326b77a --- /dev/null +++ b/docs/DSP/html/arm__sub__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_sub_f32.c File Reference +CMSIS-DSP: arm_sub_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_sub_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_sub_f32 (float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize)
 Floating-point vector subtraction. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__sub__q15_8c.html b/docs/DSP/html/arm__sub__q15_8c.html new file mode 100644 index 0000000..3f188c0 --- /dev/null +++ b/docs/DSP/html/arm__sub__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_sub_q15.c File Reference +CMSIS-DSP: arm_sub_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_sub_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_sub_q15 (q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize)
 Q15 vector subtraction. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__sub__q31_8c.html b/docs/DSP/html/arm__sub__q31_8c.html new file mode 100644 index 0000000..e88a61f --- /dev/null +++ b/docs/DSP/html/arm__sub__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_sub_q31.c File Reference +CMSIS-DSP: arm_sub_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_sub_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_sub_q31 (q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize)
 Q31 vector subtraction. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__sub__q7_8c.html b/docs/DSP/html/arm__sub__q7_8c.html new file mode 100644 index 0000000..45989ca --- /dev/null +++ b/docs/DSP/html/arm__sub__q7_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_sub_q7.c File Reference +CMSIS-DSP: arm_sub_q7.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_sub_q7.c File Reference
+
+
+ + + + + +

+Functions

void arm_sub_q7 (q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize)
 Q7 vector subtraction. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__var__f32_8c.html b/docs/DSP/html/arm__var__f32_8c.html new file mode 100644 index 0000000..fc8beb2 --- /dev/null +++ b/docs/DSP/html/arm__var__f32_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_var_f32.c File Reference +CMSIS-DSP: arm_var_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_var_f32.c File Reference
+
+
+ + + + + +

+Functions

void arm_var_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult)
 Variance of the elements of a floating-point vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__var__q15_8c.html b/docs/DSP/html/arm__var__q15_8c.html new file mode 100644 index 0000000..ba467c8 --- /dev/null +++ b/docs/DSP/html/arm__var__q15_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_var_q15.c File Reference +CMSIS-DSP: arm_var_q15.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_var_q15.c File Reference
+
+
+ + + + + +

+Functions

void arm_var_q15 (q15_t *pSrc, uint32_t blockSize, q15_t *pResult)
 Variance of the elements of a Q15 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__var__q31_8c.html b/docs/DSP/html/arm__var__q31_8c.html new file mode 100644 index 0000000..3e095ed --- /dev/null +++ b/docs/DSP/html/arm__var__q31_8c.html @@ -0,0 +1,138 @@ + + + + + +arm_var_q31.c File Reference +CMSIS-DSP: arm_var_q31.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
arm_var_q31.c File Reference
+
+
+ + + + + +

+Functions

void arm_var_q31 (q31_t *pSrc, uint32_t blockSize, q31_t *pResult)
 Variance of the elements of a Q31 vector. More...
 
+
+
+ + + + diff --git a/docs/DSP/html/arm__variance__example_2Abstract_8txt.html b/docs/DSP/html/arm__variance__example_2Abstract_8txt.html new file mode 100644 index 0000000..26f89bf --- /dev/null +++ b/docs/DSP/html/arm__variance__example_2Abstract_8txt.html @@ -0,0 +1,168 @@ + + + + + +Abstract.txt File Reference +CMSIS-DSP: Abstract.txt File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
Abstract.txt File Reference
+
+
+ + + + + + +

+Variables

CMSIS DSP_Lib example
+arm_variance_example for
+Cortex 		M0
 
CMSIS DSP_Lib example
+arm_variance_example for
+Cortex Cortex 		M3
 
+

Variable Documentation

+ +
+
+ + + + +
CMSIS DSP_Lib example arm_variance_example for Cortex M0
+
+ +
+
+ +
+
+ + + + +
CMSIS DSP_Lib example arm_variance_example for Cortex Cortex M3
+
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm__variance__example__f32_8c.html b/docs/DSP/html/arm__variance__example__f32_8c.html new file mode 100644 index 0000000..f600c99 --- /dev/null +++ b/docs/DSP/html/arm__variance__example__f32_8c.html @@ -0,0 +1,301 @@ + + + + + +arm_variance_example_f32.c File Reference +CMSIS-DSP: arm_variance_example_f32.c File Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Macros | +Functions | +Variables
+
+
arm_variance_example_f32.c File Reference
+
+
+ + + + + + +

+Macros

#define MAX_BLOCKSIZE
 
#define DELTA
 
+ + + +

+Functions

int32_t main (void)
 
+ + + + + + + + + + + + + +

+Variables

float32_t wire1 [MAX_BLOCKSIZE]
 
float32_t wire2 [MAX_BLOCKSIZE]
 
float32_t wire3 [MAX_BLOCKSIZE]
 
float32_t testInput_f32 [32]
 
uint32_t blockSize
 
float32_t refVarianceOut
 
+

Macro Definition Documentation

+ +
+
+ + + + +
#define DELTA
+
+
Examples:
arm_variance_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
#define MAX_BLOCKSIZE
+
+
Examples:
arm_variance_example_f32.c.
+
+
+
+

Function Documentation

+ +
+
+ + + + + + + + +
int32_t main (void )
+
+
Examples:
arm_variance_example_f32.c.
+
+

References arm_copy_f32(), arm_dot_prod_f32(), arm_fill_f32(), ARM_MATH_SUCCESS, ARM_MATH_TEST_FAILURE, arm_mult_f32(), arm_sub_f32(), blockSize, DELTA, mean, refVarianceOut, status, testInput_f32, wire1, wire2, and wire3.

+ +
+
+

Variable Documentation

+ +
+
+ + + + +
uint32_t blockSize
+
+
Examples:
arm_variance_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t refVarianceOut
+
+
Examples:
arm_variance_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t testInput_f32[32]
+
+
Examples:
arm_variance_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t wire1[MAX_BLOCKSIZE]
+
+
Examples:
arm_variance_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t wire2[MAX_BLOCKSIZE]
+
+
Examples:
arm_variance_example_f32.c.
+
+

Referenced by main().

+ +
+
+ +
+
+ + + + +
float32_t wire3[MAX_BLOCKSIZE]
+
+
Examples:
arm_variance_example_f32.c.
+
+

Referenced by main().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/arm_class_marks_example_f32_8c-example.html b/docs/DSP/html/arm_class_marks_example_f32_8c-example.html new file mode 100644 index 0000000..e6f13c0 --- /dev/null +++ b/docs/DSP/html/arm_class_marks_example_f32_8c-example.html @@ -0,0 +1,297 @@ + + + + + +arm_class_marks_example_f32.c +CMSIS-DSP: arm_class_marks_example_f32.c + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_class_marks_example_f32.c
+
+
+
/* ----------------------------------------------------------------------
+
* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+
*
+
* $Date: 17. January 2013
+
* $Revision: V1.4.0
+
*
+
* Project: CMSIS DSP Library
+
* Title: arm_class_marks_example_f32.c
+
*
+
* Description: Example code to calculate Minimum, Maximum
+
* Mean, std and variance of marks obtained in a class
+
*
+
* Target Processor: Cortex-M4/Cortex-M3
+
*
+
* Redistribution and use in source and binary forms, with or without
+
* modification, are permitted provided that the following conditions
+
* are met:
+
* - Redistributions of source code must retain the above copyright
+
* notice, this list of conditions and the following disclaimer.
+
* - Redistributions in binary form must reproduce the above copyright
+
* notice, this list of conditions and the following disclaimer in
+
* the documentation and/or other materials provided with the
+
* distribution.
+
* - Neither the name of ARM LIMITED nor the names of its contributors
+
* may be used to endorse or promote products derived from this
+
* software without specific prior written permission.
+
*
+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+
* POSSIBILITY OF SUCH DAMAGE.
+
* -------------------------------------------------------------------- */
+
+
#include "arm_math.h"
+
+
#define USE_STATIC_INIT
+
+
/* ----------------------------------------------------------------------
+
** Global defines
+
** ------------------------------------------------------------------- */
+
+
#define TEST_LENGTH_SAMPLES (20*4)
+
+
/* ----------------------------------------------------------------------
+
** List of Marks scored by 20 students for 4 subjects
+
** ------------------------------------------------------------------- */
+
const float32_t testMarks_f32[TEST_LENGTH_SAMPLES] =
+
{
+
42.000000, 37.000000, 81.000000, 28.000000,
+
83.000000, 72.000000, 36.000000, 38.000000,
+
32.000000, 51.000000, 63.000000, 64.000000,
+
97.000000, 82.000000, 95.000000, 90.000000,
+
66.000000, 51.000000, 54.000000, 42.000000,
+
67.000000, 56.000000, 45.000000, 57.000000,
+
67.000000, 69.000000, 35.000000, 52.000000,
+
29.000000, 81.000000, 58.000000, 47.000000,
+
38.000000, 76.000000, 100.000000, 29.000000,
+
33.000000, 47.000000, 29.000000, 50.000000,
+
34.000000, 41.000000, 61.000000, 46.000000,
+
52.000000, 50.000000, 48.000000, 36.000000,
+
47.000000, 55.000000, 44.000000, 40.000000,
+
100.000000, 94.000000, 84.000000, 37.000000,
+
32.000000, 71.000000, 47.000000, 77.000000,
+
31.000000, 50.000000, 49.000000, 35.000000,
+
63.000000, 67.000000, 40.000000, 31.000000,
+
29.000000, 68.000000, 61.000000, 38.000000,
+
31.000000, 28.000000, 28.000000, 76.000000,
+
55.000000, 33.000000, 29.000000, 39.000000
+
};
+
+
+
/* ----------------------------------------------------------------------
+
* Number of subjects X 1
+
* ------------------------------------------------------------------- */
+
const float32_t testUnity_f32[4] =
+
{
+
1.000, 1.000, 1.000, 1.000
+
};
+
+
+
/* ----------------------------------------------------------------------
+
** f32 Output buffer
+
** ------------------------------------------------------------------- */
+
static float32_t testOutput[TEST_LENGTH_SAMPLES];
+
+
+
/* ------------------------------------------------------------------
+
* Global defines
+
*------------------------------------------------------------------- */
+
#define NUMSTUDENTS 20
+
#define NUMSUBJECTS 4
+
+
/* ------------------------------------------------------------------
+
* Global variables
+
*------------------------------------------------------------------- */
+
+
uint32_t numStudents = 20;
+
uint32_t numSubjects = 4;
+
float32_t max_marks, min_marks, mean, std, var;
+
uint32_t student_num;
+
+
/* ----------------------------------------------------------------------------------
+
* Main f32 test function. It returns maximum marks secured and student number
+
* ------------------------------------------------------------------------------- */
+
+
int32_t main()
+
{
+
+
#ifndef USE_STATIC_INIT
+
+
arm_matrix_instance_f32 srcA;
+
arm_matrix_instance_f32 srcB;
+
arm_matrix_instance_f32 dstC;
+
+
/* Input and output matrices initializations */
+
arm_mat_init_f32(&srcA, numStudents, numSubjects, (float32_t *)testMarks_f32);
+
arm_mat_init_f32(&srcB, numSubjects, 1, (float32_t *)testUnity_f32);
+
arm_mat_init_f32(&dstC, numStudents, 1, testOutput);
+
+
#else
+
+
/* Static Initializations of Input and output matrix sizes and array */
+
arm_matrix_instance_f32 srcA = {NUMSTUDENTS, NUMSUBJECTS, (float32_t *)testMarks_f32};
+
arm_matrix_instance_f32 srcB = {NUMSUBJECTS, 1, (float32_t *)testUnity_f32};
+
arm_matrix_instance_f32 dstC = {NUMSTUDENTS, 1, testOutput};
+
+
#endif
+
+
+
/* ----------------------------------------------------------------------
+
*Call the Matrix multiplication process function
+
* ------------------------------------------------------------------- */
+
arm_mat_mult_f32(&srcA, &srcB, &dstC);
+
+
/* ----------------------------------------------------------------------
+
** Call the Max function to calculate max marks among numStudents
+
** ------------------------------------------------------------------- */
+
arm_max_f32(testOutput, numStudents, &max_marks, &student_num);
+
+
/* ----------------------------------------------------------------------
+
** Call the Min function to calculate min marks among numStudents
+
** ------------------------------------------------------------------- */
+
arm_min_f32(testOutput, numStudents, &min_marks, &student_num);
+
+
/* ----------------------------------------------------------------------
+
** Call the Mean function to calculate mean
+
** ------------------------------------------------------------------- */
+
arm_mean_f32(testOutput, numStudents, &mean);
+
+
/* ----------------------------------------------------------------------
+
** Call the std function to calculate standard deviation
+
** ------------------------------------------------------------------- */
+
arm_std_f32(testOutput, numStudents, &std);
+
+
/* ----------------------------------------------------------------------
+
** Call the var function to calculate variance
+
** ------------------------------------------------------------------- */
+
arm_var_f32(testOutput, numStudents, &var);
+
+
while (1); /* main function does not return */
+
}
+
+
+ + + + diff --git a/docs/DSP/html/arm_convolution_example_f32_8c-example.html b/docs/DSP/html/arm_convolution_example_f32_8c-example.html new file mode 100644 index 0000000..5b70e09 --- /dev/null +++ b/docs/DSP/html/arm_convolution_example_f32_8c-example.html @@ -0,0 +1,310 @@ + + + + + +arm_convolution_example_f32.c +CMSIS-DSP: arm_convolution_example_f32.c + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_convolution_example_f32.c
+
+
+
/* ----------------------------------------------------------------------
+
* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+
*
+
* $Date: 17. January 2013
+
* $Revision: V1.4.0
+
*
+
* Project: CMSIS DSP Library
+
* Title: arm_convolution_example_f32.c
+
*
+
* Description: Example code demonstrating Convolution of two input signals using fft.
+
*
+
* Target Processor: Cortex-M4/Cortex-M3
+
*
+
* Redistribution and use in source and binary forms, with or without
+
* modification, are permitted provided that the following conditions
+
* are met:
+
* - Redistributions of source code must retain the above copyright
+
* notice, this list of conditions and the following disclaimer.
+
* - Redistributions in binary form must reproduce the above copyright
+
* notice, this list of conditions and the following disclaimer in
+
* the documentation and/or other materials provided with the
+
* distribution.
+
* - Neither the name of ARM LIMITED nor the names of its contributors
+
* may be used to endorse or promote products derived from this
+
* software without specific prior written permission.
+
*
+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+
* POSSIBILITY OF SUCH DAMAGE.
+
* -------------------------------------------------------------------- */
+
+
#include "arm_math.h"
+
#include "math_helper.h"
+
+
/* ----------------------------------------------------------------------
+
* Defines each of the tests performed
+
* ------------------------------------------------------------------- */
+
#define MAX_BLOCKSIZE 128
+
#define DELTA (0.000001f)
+
#define SNR_THRESHOLD 90
+
+
/* ----------------------------------------------------------------------
+
* Declare I/O buffers
+
* ------------------------------------------------------------------- */
+
float32_t Ak[MAX_BLOCKSIZE]; /* Input A */
+
float32_t Bk[MAX_BLOCKSIZE]; /* Input B */
+
float32_t AxB[MAX_BLOCKSIZE * 2]; /* Output */
+
+
/* ----------------------------------------------------------------------
+
* Test input data for Floating point Convolution example for 32-blockSize
+
* Generated by the MATLAB randn() function
+
* ------------------------------------------------------------------- */
+
float32_t testInputA_f32[64] =
+
{
+
-0.808920, 1.357369, 1.180861, -0.504544, 1.762637, -0.703285,
+
1.696966, 0.620571, -0.151093, -0.100235, -0.872382, -0.403579,
+
-0.860749, -0.382648, -1.052338, 0.128113, -0.646269, 1.093377,
+
-2.209198, 0.471706, 0.408901, 1.266242, 0.598252, 1.176827,
+
-0.203421, 0.213596, -0.851964, -0.466958, 0.021841, -0.698938,
+
-0.604107, 0.461778, -0.318219, 0.942520, 0.577585, 0.417619,
+
0.614665, 0.563679, -1.295073, -0.764437, 0.952194, -0.859222,
+
-0.618554, -2.268542, -1.210592, 1.655853, -2.627219, -0.994249,
+
-1.374704, 0.343799, 0.025619, 1.227481, -0.708031, 0.069355,
+
-1.845228, -1.570886, 1.010668, -1.802084, 1.630088, 1.286090,
+
-0.161050, -0.940794, 0.367961, 0.291907
+
+
};
+
+
float32_t testInputB_f32[64] =
+
{
+
0.933724, 0.046881, 1.316470, 0.438345, 0.332682, 2.094885,
+
0.512081, 0.035546, 0.050894, -2.320371, 0.168711, -1.830493,
+
-0.444834, -1.003242, -0.531494, -1.365600, -0.155420, -0.757692,
+
-0.431880, -0.380021, 0.096243, -0.695835, 0.558850, -1.648962,
+
0.020369, -0.363630, 0.887146, 0.845503, -0.252864, -0.330397,
+
1.269131, -1.109295, -1.027876, 0.135940, 0.116721, -0.293399,
+
-1.349799, 0.166078, -0.802201, 0.369367, -0.964568, -2.266011,
+
0.465178, 0.651222, -0.325426, 0.320245, -0.784178, -0.579456,
+
0.093374, 0.604778, -0.048225, 0.376297, -0.394412, 0.578182,
+
-1.218141, -1.387326, 0.692462, -0.631297, 0.153137, -0.638952,
+
0.635474, -0.970468, 1.334057, -0.111370
+
};
+
+
const float testRefOutput_f32[127] =
+
{
+
-0.818943, 1.229484, -0.533664, 1.016604, 0.341875, -1.963656,
+
5.171476, 3.478033, 7.616361, 6.648384, 0.479069, 1.792012,
+
-1.295591, -7.447818, 0.315830, -10.657445, -2.483469, -6.524236,
+
-7.380591, -3.739005, -8.388957, 0.184147, -1.554888, 3.786508,
+
-1.684421, 5.400610, -1.578126, 7.403361, 8.315999, 2.080267,
+
11.077776, 2.749673, 7.138962, 2.748762, 0.660363, 0.981552,
+
1.442275, 0.552721, -2.576892, 4.703989, 0.989156, 8.759344,
+
-0.564825, -3.994680, 0.954710, -5.014144, 6.592329, 1.599488,
+
-13.979146, -0.391891, -4.453369, -2.311242, -2.948764, 1.761415,
+
-0.138322, 10.433007, -2.309103, 4.297153, 8.535523, 3.209462,
+
8.695819, 5.569919, 2.514304, 5.582029, 2.060199, 0.642280,
+
7.024616, 1.686615, -6.481756, 1.343084, -3.526451, 1.099073,
+
-2.965764, -0.173723, -4.111484, 6.528384, -6.965658, 1.726291,
+
1.535172, 11.023435, 2.338401, -4.690188, 1.298210, 3.943885,
+
8.407885, 5.168365, 0.684131, 1.559181, 1.859998, 2.852417,
+
8.574070, -6.369078, 6.023458, 11.837963, -6.027632, 4.469678,
+
-6.799093, -2.674048, 6.250367, -6.809971, -3.459360, 9.112410,
+
-2.711621, -1.336678, 1.564249, -1.564297, -1.296760, 8.904013,
+
-3.230109, 6.878013, -7.819823, 3.369909, -1.657410, -2.007358,
+
-4.112825, 1.370685, -3.420525, -6.276605, 3.244873, -3.352638,
+
1.545372, 0.902211, 0.197489, -1.408732, 0.523390, 0.348440, 0
+
};
+
+
+
/* ----------------------------------------------------------------------
+
* Declare Global variables
+
* ------------------------------------------------------------------- */
+
uint32_t srcALen = 64; /* Length of Input A */
+
uint32_t srcBLen = 64; /* Length of Input B */
+
uint32_t outLen; /* Length of convolution output */
+
float32_t snr; /* output SNR */
+
+
int32_t main(void)
+
{
+
arm_status status; /* Status of the example */
+
arm_cfft_radix4_instance_f32 cfft_instance; /* CFFT Structure instance */
+
+
/* CFFT Structure instance pointer */
+
arm_cfft_radix4_instance_f32 *cfft_instance_ptr =
+
(arm_cfft_radix4_instance_f32*) &cfft_instance;
+
+
/* output length of convolution */
+
outLen = srcALen + srcBLen - 1;
+
+
/* Initialise the fft input buffers with all zeros */
+
arm_fill_f32(0.0, Ak, MAX_BLOCKSIZE);
+
arm_fill_f32(0.0, Bk, MAX_BLOCKSIZE);
+
+
/* Copy the input values to the fft input buffers */
+
arm_copy_f32(testInputA_f32, Ak, MAX_BLOCKSIZE/2);
+
arm_copy_f32(testInputB_f32, Bk, MAX_BLOCKSIZE/2);
+
+
/* Initialize the CFFT function to compute 64 point fft */
+
status = arm_cfft_radix4_init_f32(cfft_instance_ptr, 64, 0, 1);
+
+
/* Transform input a[n] from time domain to frequency domain A[k] */
+
arm_cfft_radix4_f32(cfft_instance_ptr, Ak);
+
/* Transform input b[n] from time domain to frequency domain B[k] */
+
arm_cfft_radix4_f32(cfft_instance_ptr, Bk);
+
+
/* Complex Multiplication of the two input buffers in frequency domain */
+
arm_cmplx_mult_cmplx_f32(Ak, Bk, AxB, MAX_BLOCKSIZE/2);
+
+
/* Initialize the CIFFT function to compute 64 point ifft */
+
status = arm_cfft_radix4_init_f32(cfft_instance_ptr, 64, 1, 1);
+
+
/* Transform the multiplication output from frequency domain to time domain,
+
that gives the convolved output */
+
arm_cfft_radix4_f32(cfft_instance_ptr, AxB);
+
+
/* SNR Calculation */
+
snr = arm_snr_f32((float32_t *)testRefOutput_f32, AxB, srcALen + srcBLen - 1);
+
+
/* Compare the SNR with threshold to test whether the
+
computed output is matched with the reference output values. */
+
if ( snr > SNR_THRESHOLD)
+
{
+
status = ARM_MATH_SUCCESS;
+
}
+
+
if ( status != ARM_MATH_SUCCESS)
+
{
+
while (1);
+
}
+
+
while (1); /* main function does not return */
+
}
+
+
+
+ + + + diff --git a/docs/DSP/html/arm_dotproduct_example_f32_8c-example.html b/docs/DSP/html/arm_dotproduct_example_f32_8c-example.html new file mode 100644 index 0000000..bf7dc47 --- /dev/null +++ b/docs/DSP/html/arm_dotproduct_example_f32_8c-example.html @@ -0,0 +1,260 @@ + + + + + +arm_dotproduct_example_f32.c +CMSIS-DSP: arm_dotproduct_example_f32.c + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_dotproduct_example_f32.c
+
+
+
/* ----------------------------------------------------------------------
+
* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+
*
+
* $Date: 17. January 2013
+
* $Revision: V1.4.0
+
*
+
* Project: CMSIS DSP Library
+
* Title: arm_dotproduct_example_f32.c
+
*
+
* Description: Example code computing dot product of two vectors.
+
*
+
* Target Processor: Cortex-M4/Cortex-M3
+
*
+
* Redistribution and use in source and binary forms, with or without
+
* modification, are permitted provided that the following conditions
+
* are met:
+
* - Redistributions of source code must retain the above copyright
+
* notice, this list of conditions and the following disclaimer.
+
* - Redistributions in binary form must reproduce the above copyright
+
* notice, this list of conditions and the following disclaimer in
+
* the documentation and/or other materials provided with the
+
* distribution.
+
* - Neither the name of ARM LIMITED nor the names of its contributors
+
* may be used to endorse or promote products derived from this
+
* software without specific prior written permission.
+
*
+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+
* POSSIBILITY OF SUCH DAMAGE.
+
* -------------------------------------------------------------------- */
+
+
#include <math.h>
+
#include "arm_math.h"
+
+
/* ----------------------------------------------------------------------
+
* Defines each of the tests performed
+
* ------------------------------------------------------------------- */
+
#define MAX_BLOCKSIZE 32
+
#define DELTA (0.000001f)
+
+
/* ----------------------------------------------------------------------
+
* Test input data for Floating point Dot Product example for 32-blockSize
+
* Generated by the MATLAB randn() function
+
* ------------------------------------------------------------------- */
+
/* ----------------------------------------------------------------------
+
** Test input data of srcA for blockSize 32
+
** ------------------------------------------------------------------- */
+
float32_t srcA_buf_f32[MAX_BLOCKSIZE] =
+
{
+
-0.4325648115282207, -1.6655843782380970, 0.1253323064748307,
+
0.2876764203585489, -1.1464713506814637, 1.1909154656429988,
+
1.1891642016521031, -0.0376332765933176, 0.3272923614086541,
+
0.1746391428209245, -0.1867085776814394, 0.7257905482933027,
+
-0.5883165430141887, 2.1831858181971011, -0.1363958830865957,
+
0.1139313135208096, 1.0667682113591888, 0.0592814605236053,
+
-0.0956484054836690, -0.8323494636500225, 0.2944108163926404,
+
-1.3361818579378040, 0.7143245518189522, 1.6235620644462707,
+
-0.6917757017022868, 0.8579966728282626, 1.2540014216025324,
+
-1.5937295764474768, -1.4409644319010200, 0.5711476236581780,
+
-0.3998855777153632, 0.6899973754643451
+
};
+
+
/* ----------------------------------------------------------------------
+
** Test input data of srcB for blockSize 32
+
** ------------------------------------------------------------------- */
+
float32_t srcB_buf_f32[MAX_BLOCKSIZE] =
+
{
+
1.7491401329284098, 0.1325982188803279, 0.3252281811989881,
+
-0.7938091410349637, 0.3149236145048914, -0.5272704888029532,
+
0.9322666565031119, 1.1646643544607362, -2.0456694357357357,
+
-0.6443728590041911, 1.7410657940825480, 0.4867684246821860,
+
1.0488288293660140, 1.4885752747099299, 1.2705014969484090,
+
-1.8561241921210170, 2.1343209047321410, 1.4358467535865909,
+
-0.9173023332875400, -1.1060770780029008, 0.8105708062681296,
+
0.6985430696369063, -0.4015827425012831, 1.2687512030669628,
+
-0.7836083053674872, 0.2132664971465569, 0.7878984786088954,
+
0.8966819356782295, -0.1869172943544062, 1.0131816724341454,
+
0.2484350696132857, 0.0596083377937976
+
};
+
+
/* Reference dot product output */
+
float32_t refDotProdOut = 5.9273644806352142;
+
+
/* ----------------------------------------------------------------------
+
* Declare Global variables
+
* ------------------------------------------------------------------- */
+
float32_t multOutput[MAX_BLOCKSIZE]; /* Intermediate output */
+
float32_t testOutput; /* Final ouput */
+
+
arm_status status; /* Status of the example */
+
+
int32_t main(void)
+
{
+
uint32_t i; /* Loop counter */
+
float32_t diff; /* Difference between reference and test outputs */
+
+
/* Multiplication of two input buffers */
+
arm_mult_f32(srcA_buf_f32, srcB_buf_f32, multOutput, MAX_BLOCKSIZE);
+
+
/* Accumulate the multiplication output values to
+
get the dot product of the two inputs */
+
for(i=0; i< MAX_BLOCKSIZE; i++)
+
{
+
arm_add_f32(&testOutput, &multOutput[i], &testOutput, 1);
+
}
+
+
/* absolute value of difference between ref and test */
+
diff = fabsf(refDotProdOut - testOutput);
+
+
/* Comparison of dot product value with reference */
+
if (diff > DELTA)
+
{
+
status = ARM_MATH_TEST_FAILURE;
+
}
+
+
if ( status == ARM_MATH_TEST_FAILURE)
+
{
+
while (1);
+
}
+
+
while (1); /* main function does not return */
+
}
+
+
+
+ + + + diff --git a/docs/DSP/html/arm_fft_bin_example_f32_8c-example.html b/docs/DSP/html/arm_fft_bin_example_f32_8c-example.html new file mode 100644 index 0000000..efb5ce4 --- /dev/null +++ b/docs/DSP/html/arm_fft_bin_example_f32_8c-example.html @@ -0,0 +1,230 @@ + + + + + +arm_fft_bin_example_f32.c +CMSIS-DSP: arm_fft_bin_example_f32.c + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_fft_bin_example_f32.c
+
+
+
/* ----------------------------------------------------------------------
+
* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+
*
+
* $Date: 17. January 2013
+
* $Revision: V1.4.0
+
*
+
* Project: CMSIS DSP Library
+
* Title: arm_fft_bin_example_f32.c
+
*
+
* Description: Example code demonstrating calculation of Max energy bin of
+
* frequency domain of input signal.
+
*
+
* Target Processor: Cortex-M4/Cortex-M3
+
*
+
* Redistribution and use in source and binary forms, with or without
+
* modification, are permitted provided that the following conditions
+
* are met:
+
* - Redistributions of source code must retain the above copyright
+
* notice, this list of conditions and the following disclaimer.
+
* - Redistributions in binary form must reproduce the above copyright
+
* notice, this list of conditions and the following disclaimer in
+
* the documentation and/or other materials provided with the
+
* distribution.
+
* - Neither the name of ARM LIMITED nor the names of its contributors
+
* may be used to endorse or promote products derived from this
+
* software without specific prior written permission.
+
*
+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+
* POSSIBILITY OF SUCH DAMAGE.
+
* -------------------------------------------------------------------- */
+
+
#include "arm_math.h"
+
#include "arm_const_structs.h"
+
+
#define TEST_LENGTH_SAMPLES 2048
+
+
/* -------------------------------------------------------------------
+
* External Input and Output buffer Declarations for FFT Bin Example
+
* ------------------------------------------------------------------- */
+
extern float32_t testInput_f32_10khz[TEST_LENGTH_SAMPLES];
+
static float32_t testOutput[TEST_LENGTH_SAMPLES/2];
+
+
/* ------------------------------------------------------------------
+
* Global variables for FFT Bin Example
+
* ------------------------------------------------------------------- */
+
uint32_t fftSize = 1024;
+
uint32_t ifftFlag = 0;
+
uint32_t doBitReverse = 1;
+
+
/* Reference index at which max energy of bin ocuurs */
+
uint32_t refIndex = 213, testIndex = 0;
+
+
/* ----------------------------------------------------------------------
+
* Max magnitude FFT Bin test
+
* ------------------------------------------------------------------- */
+
+
int32_t main(void)
+
{
+
+
arm_status status;
+
float32_t maxValue;
+
+
status = ARM_MATH_SUCCESS;
+
+
/* Process the data through the CFFT/CIFFT module */
+
arm_cfft_f32(&arm_cfft_sR_f32_len1024, testInput_f32_10khz, ifftFlag, doBitReverse);
+
+
/* Process the data through the Complex Magnitude Module for
+
calculating the magnitude at each bin */
+
arm_cmplx_mag_f32(testInput_f32_10khz, testOutput, fftSize);
+
+
/* Calculates maxValue and returns corresponding BIN value */
+
arm_max_f32(testOutput, fftSize, &maxValue, &testIndex);
+
+
if (testIndex != refIndex)
+
{
+
status = ARM_MATH_TEST_FAILURE;
+
}
+
+
/* ----------------------------------------------------------------------
+
** Loop here if the signals fail the PASS check.
+
** This denotes a test failure
+
** ------------------------------------------------------------------- */
+
+
if ( status != ARM_MATH_SUCCESS)
+
{
+
while (1);
+
}
+
+
while (1); /* main function does not return */
+
}
+
+
+
+ + + + diff --git a/docs/DSP/html/arm_fir_example_f32_8c-example.html b/docs/DSP/html/arm_fir_example_f32_8c-example.html new file mode 100644 index 0000000..6f20e16 --- /dev/null +++ b/docs/DSP/html/arm_fir_example_f32_8c-example.html @@ -0,0 +1,281 @@ + + + + + +arm_fir_example_f32.c +CMSIS-DSP: arm_fir_example_f32.c + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_fir_example_f32.c
+
+
+
/* ----------------------------------------------------------------------
+
* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+
*
+
* $Date: 17. January 2013
+
* $Revision: V1.4.0
+
*
+
* Project: CMSIS DSP Library
+
* Title: arm_fir_example_f32.c
+
*
+
* Description: Example code demonstrating how an FIR filter can be used
+
* as a low pass filter.
+
*
+
* Target Processor: Cortex-M4/Cortex-M3
+
*
+
* Redistribution and use in source and binary forms, with or without
+
* modification, are permitted provided that the following conditions
+
* are met:
+
* - Redistributions of source code must retain the above copyright
+
* notice, this list of conditions and the following disclaimer.
+
* - Redistributions in binary form must reproduce the above copyright
+
* notice, this list of conditions and the following disclaimer in
+
* the documentation and/or other materials provided with the
+
* distribution.
+
* - Neither the name of ARM LIMITED nor the names of its contributors
+
* may be used to endorse or promote products derived from this
+
* software without specific prior written permission.
+
*
+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+
* POSSIBILITY OF SUCH DAMAGE.
+
* -------------------------------------------------------------------- */
+
+
/* ----------------------------------------------------------------------
+
** Include Files
+
** ------------------------------------------------------------------- */
+
+
#include "arm_math.h"
+
#include "math_helper.h"
+
+
/* ----------------------------------------------------------------------
+
** Macro Defines
+
** ------------------------------------------------------------------- */
+
+
#define TEST_LENGTH_SAMPLES 320
+
#define SNR_THRESHOLD_F32 140.0f
+
#define BLOCK_SIZE 32
+
#define NUM_TAPS 29
+
+
/* -------------------------------------------------------------------
+
* The input signal and reference output (computed with MATLAB)
+
* are defined externally in arm_fir_lpf_data.c.
+
* ------------------------------------------------------------------- */
+
+
extern float32_t testInput_f32_1kHz_15kHz[TEST_LENGTH_SAMPLES];
+
extern float32_t refOutput[TEST_LENGTH_SAMPLES];
+
+
/* -------------------------------------------------------------------
+
* Declare Test output buffer
+
* ------------------------------------------------------------------- */
+
+
static float32_t testOutput[TEST_LENGTH_SAMPLES];
+
+
/* -------------------------------------------------------------------
+
* Declare State buffer of size (numTaps + blockSize - 1)
+
* ------------------------------------------------------------------- */
+
+
static float32_t firStateF32[BLOCK_SIZE + NUM_TAPS - 1];
+
+
/* ----------------------------------------------------------------------
+
** FIR Coefficients buffer generated using fir1() MATLAB function.
+
** fir1(28, 6/24)
+
** ------------------------------------------------------------------- */
+
+
const float32_t firCoeffs32[NUM_TAPS] = {
+
-0.0018225230f, -0.0015879294f, +0.0000000000f, +0.0036977508f, +0.0080754303f, +0.0085302217f, -0.0000000000f, -0.0173976984f,
+
-0.0341458607f, -0.0333591565f, +0.0000000000f, +0.0676308395f, +0.1522061835f, +0.2229246956f, +0.2504960933f, +0.2229246956f,
+
+0.1522061835f, +0.0676308395f, +0.0000000000f, -0.0333591565f, -0.0341458607f, -0.0173976984f, -0.0000000000f, +0.0085302217f,
+
+0.0080754303f, +0.0036977508f, +0.0000000000f, -0.0015879294f, -0.0018225230f
+
};
+
+
/* ------------------------------------------------------------------
+
* Global variables for FIR LPF Example
+
* ------------------------------------------------------------------- */
+
+
uint32_t blockSize = BLOCK_SIZE;
+
uint32_t numBlocks = TEST_LENGTH_SAMPLES/BLOCK_SIZE;
+
+
float32_t snr;
+
+
/* ----------------------------------------------------------------------
+
* FIR LPF Example
+
* ------------------------------------------------------------------- */
+
+
int32_t main(void)
+
{
+
uint32_t i;
+
arm_fir_instance_f32 S;
+
arm_status status;
+
float32_t *inputF32, *outputF32;
+
+
/* Initialize input and output buffer pointers */
+
inputF32 = &testInput_f32_1kHz_15kHz[0];
+
outputF32 = &testOutput[0];
+
+
/* Call FIR init function to initialize the instance structure. */
+
arm_fir_init_f32(&S, NUM_TAPS, (float32_t *)&firCoeffs32[0], &firStateF32[0], blockSize);
+
+
/* ----------------------------------------------------------------------
+
** Call the FIR process function for every blockSize samples
+
** ------------------------------------------------------------------- */
+
+
for(i=0; i < numBlocks; i++)
+
{
+
arm_fir_f32(&S, inputF32 + (i * blockSize), outputF32 + (i * blockSize), blockSize);
+
}
+
+
/* ----------------------------------------------------------------------
+
** Compare the generated output against the reference output computed
+
** in MATLAB.
+
** ------------------------------------------------------------------- */
+
+
snr = arm_snr_f32(&refOutput[0], &testOutput[0], TEST_LENGTH_SAMPLES);
+
+
if (snr < SNR_THRESHOLD_F32)
+
{
+
status = ARM_MATH_TEST_FAILURE;
+
}
+
else
+
{
+
status = ARM_MATH_SUCCESS;
+
}
+
+
/* ----------------------------------------------------------------------
+
** Loop here if the signal does not match the reference output.
+
** ------------------------------------------------------------------- */
+
+
if ( status != ARM_MATH_SUCCESS)
+
{
+
while (1);
+
}
+
+
while (1); /* main function does not return */
+
}
+
+
+
+ + + + diff --git a/docs/DSP/html/arm_graphic_equalizer_example_q31_8c-example.html b/docs/DSP/html/arm_graphic_equalizer_example_q31_8c-example.html new file mode 100644 index 0000000..13b9e93 --- /dev/null +++ b/docs/DSP/html/arm_graphic_equalizer_example_q31_8c-example.html @@ -0,0 +1,448 @@ + + + + + +arm_graphic_equalizer_example_q31.c +CMSIS-DSP: arm_graphic_equalizer_example_q31.c + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_graphic_equalizer_example_q31.c
+
+
+
/* ----------------------------------------------------------------------
+
* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+
*
+
* $Date: 17. January 2013
+
* $Revision: V1.4.0
+
*
+
* Project: CMSIS DSP Library
+
* Title: arm_graphic_equalizer_example_q31.c
+
*
+
* Description: Example showing an audio graphic equalizer constructed
+
* out of Biquad filters.
+
*
+
* Target Processor: Cortex-M4/Cortex-M3
+
*
+
* Redistribution and use in source and binary forms, with or without
+
* modification, are permitted provided that the following conditions
+
* are met:
+
* - Redistributions of source code must retain the above copyright
+
* notice, this list of conditions and the following disclaimer.
+
* - Redistributions in binary form must reproduce the above copyright
+
* notice, this list of conditions and the following disclaimer in
+
* the documentation and/or other materials provided with the
+
* distribution.
+
* - Neither the name of ARM LIMITED nor the names of its contributors
+
* may be used to endorse or promote products derived from this
+
* software without specific prior written permission.
+
*
+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+
* POSSIBILITY OF SUCH DAMAGE.
+
* -------------------------------------------------------------------- */
+
+
#include "arm_math.h"
+
#include "math_helper.h"
+
+
/* Length of the overall data in the test */
+
#define TESTLENGTH 320
+
+
/* Block size for the underlying processing */
+
#define BLOCKSIZE 32
+
+
/* Total number of blocks to run */
+
#define NUMBLOCKS (TESTLENGTH/BLOCKSIZE)
+
+
/* Number of 2nd order Biquad stages per filter */
+
#define NUMSTAGES 2
+
+
#define SNR_THRESHOLD_F32 98
+
+
/* -------------------------------------------------------------------
+
* External Declarations for Input and Output buffers
+
* ------------------------------------------------------------------- */
+
+
extern float32_t testInput_f32[TESTLENGTH];
+
static float32_t testOutput[TESTLENGTH];
+
+
extern float32_t testRefOutput_f32[TESTLENGTH];
+
+
/* ----------------------------------------------------------------------
+
** Q31 state buffers for Band1, Band2, Band3, Band4, Band5
+
** ------------------------------------------------------------------- */
+
+
static q63_t biquadStateBand1Q31[4 * 2];
+
static q63_t biquadStateBand2Q31[4 * 2];
+
static q31_t biquadStateBand3Q31[4 * 2];
+
static q31_t biquadStateBand4Q31[4 * 2];
+
static q31_t biquadStateBand5Q31[4 * 2];
+
+
/* ----------------------------------------------------------------------
+
** Q31 input and output buffers
+
** ------------------------------------------------------------------- */
+
+
q31_t inputQ31[BLOCKSIZE];
+
q31_t outputQ31[BLOCKSIZE];
+
+
/* ----------------------------------------------------------------------
+
** Entire coefficient table. There are 10 coefficients per 4th order Biquad
+
** cascade filter. The first 10 coefficients correspond to the -9 dB gain
+
** setting of band 1; the next 10 coefficient correspond to the -8 dB gain
+
** setting of band 1; and so on. There are 10*19=190 coefficients in total
+
** for band 1 (gains = -9, -8, -7, ..., 9). After this come the 190 coefficients
+
** for band 2.
+
**
+
** The coefficients are in Q29 format and require a postShift of 2.
+
** ------------------------------------------------------------------- */
+
+
const q31_t coeffTable[950] = {
+
+
/* Band 1, -9 dB gain */
+
535576962, -1071153923, 535576962, 1073741824, -536870912, 535576962, -1063501998, 527979313, 1060865294, -524146981,
+
/* Band 1, -8 dB gain */
+
535723226, -1071446451, 535723226, 1073741824, -536870912, 535723226, -1063568947, 527903217, 1061230578, -524503778,
+
535868593, -1071737186, 535868593, 1073741824, -536870912, 535868593, -1063627467, 527819780, 1061585502, -524850686,
+
536013181, -1072026363, 536013181, 1073741824, -536870912, 536013181, -1063677598, 527728935, 1061930361, -525187972,
+
536157109, -1072314217, 536157109, 1073741824, -536870912, 536157109, -1063719372, 527630607, 1062265438, -525515897,
+
536300492, -1072600983, 536300492, 1073741824, -536870912, 536300492, -1063752815, 527524720, 1062591011, -525834716,
+
536443447, -1072886894, 536443447, 1073741824, -536870912, 536443447, -1063777945, 527411186, 1062907350, -526144676,
+
536586091, -1073172183, 536586091, 1073741824, -536870912, 536586091, -1063794775, 527289917, 1063214717, -526446017,
+
536728541, -1073457082, 536728541, 1073741824, -536870912, 536728541, -1063803308, 527160815, 1063513366, -526738975,
+
536870912, -1073741824, 536870912, 1073741824, -536870912, 536870912, -1063803543, 527023777, 1063803543, -527023777,
+
537013321, -1074026642, 537013321, 1073741824, -536870912, 537013321, -1063795470, 526878696, 1064085490, -527300648,
+
537155884, -1074311768, 537155884, 1073741824, -536870912, 537155884, -1063779073, 526725455, 1064359439, -527569803,
+
537298718, -1074597435, 537298718, 1073741824, -536870912, 537298718, -1063754328, 526563934, 1064625617, -527831454,
+
537441939, -1074883878, 537441939, 1073741824, -536870912, 537441939, -1063721205, 526394005, 1064884245, -528085806,
+
537585666, -1075171331, 537585666, 1073741824, -536870912, 537585666, -1063679666, 526215534, 1065135536, -528333059,
+
537730015, -1075460030, 537730015, 1073741824, -536870912, 537730015, -1063629666, 526028380, 1065379699, -528573409,
+
537875106, -1075750212, 537875106, 1073741824, -536870912, 537875106, -1063571152, 525832396, 1065616936, -528807045,
+
538021057, -1076042114, 538021057, 1073741824, -536870912, 538021057, -1063504065, 525627429, 1065847444, -529034151,
+
538167989, -1076335977, 538167989, 1073741824, -536870912, 538167989, -1063428338, 525413317, 1066071412, -529254907,
+
+
/* Band 2, -9 dB gain */
+
531784976, -1055497692, 523873415, 1066213307, -529420241, 531784976, -1040357886, 509828014, 1028908252, -494627367,
+
/* Band 2, -8 dB gain */
+
532357636, -1056601982, 524400080, 1066115844, -529326645, 532357636, -1040623406, 509562600, 1030462237, -496062122,
+
532927392, -1057707729, 524931110, 1066024274, -529239070, 532927392, -1040848253, 509262081, 1031969246, -497457090,
+
533494678, -1058816094, 525467240, 1065939047, -529157961, 533494678, -1041032161, 508925950, 1033429976, -498812573,
+
534059929, -1059928204, 526009170, 1065860582, -529083734, 534059929, -1041174868, 508553717, 1034845124, -500128887,
+
534623580, -1061045148, 526557561, 1065789260, -529016764, 534623580, -1041276126, 508144920, 1036215393, -501406373,
+
535186068, -1062167969, 527113032, 1065725420, -528957385, 535186068, -1041335703, 507699125, 1037541500, -502645399,
+
535747827, -1063297666, 527676151, 1065669351, -528905879, 535747827, -1041353386, 507215934, 1038824183, -503846368,
+
536309295, -1064435183, 528247436, 1065621289, -528862476, 536309295, -1041328990, 506694984, 1040064203, -505009724,
+
536870912, -1065581413, 528827349, 1065581413, -528827349, 536870912, -1041262354, 506135953, 1041262354, -506135953,
+
537433117, -1066737194, 529416295, 1065549847, -528800610, 537433117, -1041153346, 505538564, 1042419457, -507225588,
+
537996352, -1067903307, 530014622, 1065526651, -528782316, 537996352, -1041001864, 504902578, 1043536370, -508279208,
+
538561061, -1069080480, 530622620, 1065511830, -528772462, 538561061, -1040807833, 504227800, 1044613981, -509297437,
+
539127690, -1070269387, 531240527, 1065505333, -528770987, 539127690, -1040571205, 503514074, 1045653211, -510280946,
+
539696690, -1071470656, 531868525, 1065507054, -528777778, 539696690, -1040291951, 502761277, 1046655011, -511230450,
+
540268512, -1072684867, 532506750, 1065516837, -528792672, 540268512, -1039970063, 501969320, 1047620358, -512146700,
+
540843613, -1073912567, 533155297, 1065534483, -528815459, 540843613, -1039605542, 501138139, 1048550251, -513030484,
+
541422451, -1075154268, 533814224, 1065559750, -528845892, 541422451, -1039198394, 500267687, 1049445708, -513882621,
+
542005489, -1076410460, 534483561, 1065592362, -528883686, 542005489, -1038748624, 499357932, 1050307760, -514703956,
+
518903861, -1001986830, 486725277, 1037235801, -502367695, 518903861, -945834422, 446371043, 902366163, -400700571,
+
520899989, -1005630916, 488289126, 1036926846, -502147311, 520899989, -946490935, 445581846, 907921945, -404936158,
+
522893209, -1009290002, 489869792, 1036650484, -501961419, 522893209, -947006359, 444685310, 913306106, -409075225,
+
524884763, -1012968199, 491470256, 1036407567, -501810737, 524884763, -947377809, 443679533, 918521018, -413116221,
+
526875910, -1016669649, 493093518, 1036198712, -501695739, 526875910, -947602324, 442562672, 923569247, -417057897,
+
528867927, -1020398503, 494742575, 1036024293, -501616651, 528867927, -947676875, 441332970, 928453558, -420899319,
+
530862111, -1024158905, 496420407, 1035884447, -501573457, 530862111, -947598385, 439988777, 933176909, -424639872,
+
532859778, -1027954970, 498129955, 1035779077, -501565907, 532859778, -947363742, 438528571, 937742446, -428279254,
+
534862260, -1031790763, 499874098, 1035707863, -501593525, 534862260, -946969823, 436950987, 942153486, -431817474,
+
536870912, -1035670279, 501655630, 1035670279, -501655630, 536870912, -946413508, 435254839, 946413508, -435254839,
+
538887107, -1039597419, 503477238, 1035665609, -501751354, 538887107, -945691703, 433439146, 950526127, -438591937,
+
540912240, -1043575967, 505341475, 1035692963, -501879659, 540912240, -944801359, 431503152, 954495080, -441829621,
+
542947726, -1047609569, 507250741, 1035751307, -502039364, 542947726, -943739490, 429446349, 958324201, -444968987,
+
544995000, -1051701717, 509207261, 1035839473, -502229165, 544995000, -942503190, 427268492, 962017400, -448011351,
+
547055523, -1055855728, 511213065, 1035956193, -502447657, 547055523, -941089647, 424969617, 965578640, -450958226,
+
549130774, -1060074734, 513269973, 1036100110, -502693359, 549130774, -939496155, 422550049, 969011913, -453811298,
+
551222259, -1064361672, 515379585, 1036269804, -502964731, 551222259, -937720119, 420010407, 972321228, -456572401,
+
553331507, -1068719280, 517543273, 1036463810, -503260192, 553331507, -935759057, 417351601, 975510582, -459243495,
+
555460072, -1073150100, 519762181, 1036680633, -503578144, 555460072, -933610600, 414574832, 978583948, -461826644,
+
494084017, -851422604, 404056273, 930151631, -423619864, 494084017, -673714108, 339502486, 561843007, -265801750,
+
498713542, -859177141, 406587077, 929211656, -423786402, 498713542, -673274906, 338185129, 573719128, -272222942,
+
503369016, -867012190, 409148384, 928362985, -424054784, 503369016, -672533059, 336693984, 585290277, -278599028,
+
508052536, -874935599, 411746438, 927604291, -424422151, 508052536, -671478538, 335026905, 596558312, -284920289,
+
512766286, -882955583, 414387826, 926933782, -424885216, 512766286, -670100998, 333182045, 607525792, -291177811,
+
517512534, -891080712, 417079474, 926349262, -425440318, 517512534, -668389789, 331157902, 618195914, -297363485,
+
522293635, -899319903, 419828635, 925848177, -426083491, 522293635, -666333963, 328953368, 628572440, -303470012,
+
527112032, -907682405, 422642886, 925427679, -426810526, 527112032, -663922286, 326567785, 638659631, -309490882,
+
531970251, -916177781, 425530105, 925084675, -427617023, 531970251, -661143261, 324000998, 648462180, -315420352,
+
536870912, -924815881, 428498454, 924815881, -428498454, 536870912, -657985147, 321253420, 657985147, -321253420,
+
541816719, -933606817, 431556352, 924617870, -429450209, 541816719, -654435997, 318326093, 667233900, -326985786,
+
546810467, -942560921, 434712438, 924487114, -430467639, 546810467, -650483688, 315220754, 676214053, -332613816,
+
551855042, -951688708, 437975532, 924420027, -431546101, 551855042, -646115970, 311939896, 684931422, -338134495,
+
556953421, -961000826, 441354588, 924413001, -432680993, 556953421, -641320513, 308486839, 693391970, -343545389,
+
562108672, -970508005, 444858642, 924462435, -433867780, 562108672, -636084967, 304865786, 701601770, -348844597,
+
567323959, -980220994, 448496743, 924564764, -435102022, 567323959, -630397020, 301081886, 709566963, -354030710,
+
572602539, -990150500, 452277894, 924716482, -436379394, 572602539, -624244471, 297141281, 717293726, -359102767,
+
577947763, -1000307125, 456210977, 924914158, -437695705, 577947763, -617615296, 293051155, 724788245, -364060214,
+
583363084, -1010701292, 460304674, 925154455, -439046908, 583363084, -610497723, 288819761, 732056685, -368902865,
+
387379495, -506912469, 196933274, 840112184, -347208270, 387379495, 506912469, 196933274, -840112184, -347208270,
+
401658082, -532275898, 207149427, 833765363, -343175316, 401658082, 532275898, 207149427, -833765363, -343175316,
+
416472483, -558722695, 217902617, 827270154, -339107319, 416472483, 558722695, 217902617, -827270154, -339107319,
+
431841949, -586290861, 229212798, 820624988, -335007540, 431841949, 586290861, 229212798, -820624988, -335007540,
+
447786335, -615019650, 241100489, 813828443, -330879528, 447786335, 615019650, 241100489, -813828443, -330879528,
+
464326111, -644949597, 253586805, 806879270, -326727141, 464326111, 644949597, 253586805, -806879270, -326727141,
+
481482377, -676122557, 266693475, 799776409, -322554559, 481482377, 676122557, 266693475, -799776409, -322554559,
+
499276882, -708581728, 280442865, 792519013, -318366296, 499276882, 708581728, 280442865, -792519013, -318366296,
+
517732032, -742371685, 294857996, 785106465, -314167221, 517732032, 742371685, 294857996, -785106465, -314167221,
+
536870912, -777538408, 309962566, 777538408, -309962566, 536870912, 777538408, 309962566, -777538408, -309962566,
+
556717294, -814129313, 325780968, 769814766, -305757943, 556717294, 814129313, 325780968, -769814766, -305757943,
+
577295658, -852193284, 342338310, 761935777, -301559360, 577295658, 852193284, 342338310, -761935777, -301559360,
+
598631206, -891780698, 359660433, 753902014, -297373230, 598631206, 891780698, 359660433, -753902014, -297373230,
+
620749877, -932943463, 377773927, 745714425, -293206383, 620749877, 932943463, 377773927, -745714425, -293206383,
+
643678365, -975735041, 396706151, 737374355, -289066077, 643678365, 975735041, 396706151, -737374355, -289066077,
+
667444134, -1020210487, 416485252, 728883588, -284960004, 667444134, 1020210487, 416485252, -728883588, -284960004,
+
692075438, -1066426476, 437140179, 720244375, -280896294, 692075438, 1066426476, 437140179, -720244375, -280896294,
+
717601336, -1114441339, 458700704, 711459472, -276883515, 717601336, 1114441339, 458700704, -711459472, -276883515,
+
744051710, -1164315096, 481197437, 702532174, -272930673, 744051710, 1164315096, 481197437, -702532174, -272930673
+
+
};
+
+
/* ----------------------------------------------------------------------
+
** Desired gains, in dB, per band
+
** ------------------------------------------------------------------- */
+
+
int gainDB[5] = {0, -3, 6, 4, -6};
+
+
float32_t snr;
+
+
+
/* ----------------------------------------------------------------------
+
* Graphic equalizer Example
+
* ------------------------------------------------------------------- */
+
+
int32_t main(void)
+
{
+
float32_t *inputF32, *outputF32;
+
arm_biquad_cas_df1_32x64_ins_q31 S1;
+
arm_biquad_cas_df1_32x64_ins_q31 S2;
+
arm_biquad_casd_df1_inst_q31 S3;
+
arm_biquad_casd_df1_inst_q31 S4;
+
arm_biquad_casd_df1_inst_q31 S5;
+
int i;
+
int32_t status;
+
+
inputF32 = &testInput_f32[0];
+
outputF32 = &testOutput[0];
+
+
/* Initialize the state and coefficient buffers for all Biquad sections */
+
+
arm_biquad_cas_df1_32x64_init_q31(&S1, NUMSTAGES,
+
(q31_t *) &coeffTable[190*0 + 10*(gainDB[0] + 9)],
+
&biquadStateBand1Q31[0], 2);
+
+
arm_biquad_cas_df1_32x64_init_q31(&S2, NUMSTAGES,
+
(q31_t *) &coeffTable[190*1 + 10*(gainDB[1] + 9)],
+
&biquadStateBand2Q31[0], 2);
+
+
arm_biquad_cascade_df1_init_q31(&S3, NUMSTAGES,
+
(q31_t *) &coeffTable[190*2 + 10*(gainDB[2] + 9)],
+
&biquadStateBand3Q31[0], 2);
+
+
arm_biquad_cascade_df1_init_q31(&S4, NUMSTAGES,
+
(q31_t *) &coeffTable[190*3 + 10*(gainDB[3] + 9)],
+
&biquadStateBand4Q31[0], 2);
+
+
arm_biquad_cascade_df1_init_q31(&S5, NUMSTAGES,
+
(q31_t *) &coeffTable[190*4 + 10*(gainDB[4] + 9)],
+
&biquadStateBand5Q31[0], 2);
+
+
+
/* Call the process functions and needs to change filter coefficients
+
for varying the gain of each band */
+
+
for(i=0; i < NUMBLOCKS; i++)
+
{
+
+
/* ----------------------------------------------------------------------
+
** Convert block of input data from float to Q31
+
** ------------------------------------------------------------------- */
+
+
arm_float_to_q31(inputF32 + (i*BLOCKSIZE), inputQ31, BLOCKSIZE);
+
+
/* ----------------------------------------------------------------------
+
** Scale down by 1/8. This provides additional headroom so that the
+
** graphic EQ can apply gain.
+
** ------------------------------------------------------------------- */
+
+
arm_scale_q31(inputQ31, 0x7FFFFFFF, -3, inputQ31, BLOCKSIZE);
+
+
/* ----------------------------------------------------------------------
+
** Call the Q31 Biquad Cascade DF1 32x64 process function for band1, band2
+
** ------------------------------------------------------------------- */
+
+
arm_biquad_cas_df1_32x64_q31(&S1, inputQ31, outputQ31, BLOCKSIZE);
+
arm_biquad_cas_df1_32x64_q31(&S2, outputQ31, outputQ31, BLOCKSIZE);
+
+
/* ----------------------------------------------------------------------
+
** Call the Q31 Biquad Cascade DF1 process function for band3, band4, band5
+
** ------------------------------------------------------------------- */
+
+
arm_biquad_cascade_df1_q31(&S3, outputQ31, outputQ31, BLOCKSIZE);
+
arm_biquad_cascade_df1_q31(&S4, outputQ31, outputQ31, BLOCKSIZE);
+
arm_biquad_cascade_df1_q31(&S5, outputQ31, outputQ31, BLOCKSIZE);
+
+
/* ----------------------------------------------------------------------
+
** Convert Q31 result back to float
+
** ------------------------------------------------------------------- */
+
+
arm_q31_to_float(outputQ31, outputF32 + (i * BLOCKSIZE), BLOCKSIZE);
+
+
/* ----------------------------------------------------------------------
+
** Scale back up
+
** ------------------------------------------------------------------- */
+
+
arm_scale_f32(outputF32 + (i * BLOCKSIZE), 8.0f, outputF32 + (i * BLOCKSIZE), BLOCKSIZE);
+
};
+
+
snr = arm_snr_f32(testRefOutput_f32, testOutput, TESTLENGTH);
+
+
if (snr < SNR_THRESHOLD_F32)
+
{
+
status = ARM_MATH_TEST_FAILURE;
+
}
+
else
+
{
+
status = ARM_MATH_SUCCESS;
+
}
+
+
/* ----------------------------------------------------------------------
+
** Loop here if the signal does not match the reference output.
+
** ------------------------------------------------------------------- */
+
+
if ( status != ARM_MATH_SUCCESS)
+
{
+
while (1);
+
}
+
+
while (1); /* main function does not return */
+
}
+
+
+
+ + + + diff --git a/docs/DSP/html/arm_linear_interp_example_f32_8c-example.html b/docs/DSP/html/arm_linear_interp_example_f32_8c-example.html new file mode 100644 index 0000000..fce1c2b --- /dev/null +++ b/docs/DSP/html/arm_linear_interp_example_f32_8c-example.html @@ -0,0 +1,287 @@ + + + + + +arm_linear_interp_example_f32.c +CMSIS-DSP: arm_linear_interp_example_f32.c + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_linear_interp_example_f32.c
+
+
+
/* ----------------------------------------------------------------------
+
* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+
*
+
* $Date: 17. January 2013
+
* $Revision: V1.4.0
+
*
+
* Project: CMSIS DSP Library
+
* Title: arm_linear_interp_example_f32.c
+
*
+
* Description: Example code demonstrating usage of sin function
+
* and uses linear interpolation to get higher precision
+
*
+
* Target Processor: Cortex-M4/Cortex-M3
+
*
+
* Redistribution and use in source and binary forms, with or without
+
* modification, are permitted provided that the following conditions
+
* are met:
+
* - Redistributions of source code must retain the above copyright
+
* notice, this list of conditions and the following disclaimer.
+
* - Redistributions in binary form must reproduce the above copyright
+
* notice, this list of conditions and the following disclaimer in
+
* the documentation and/or other materials provided with the
+
* distribution.
+
* - Neither the name of ARM LIMITED nor the names of its contributors
+
* may be used to endorse or promote products derived from this
+
* software without specific prior written permission.
+
*
+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+
* POSSIBILITY OF SUCH DAMAGE.
+
* -------------------------------------------------------------------- */
+
+
+
#include "arm_math.h"
+
#include "math_helper.h"
+
+
#define SNR_THRESHOLD 90
+
#define TEST_LENGTH_SAMPLES 10
+
#define XSPACING (0.00005f)
+
+
/* ----------------------------------------------------------------------
+
* Test input data for F32 SIN function
+
* Generated by the MATLAB rand() function
+
* randn('state', 0)
+
* xi = (((1/4.18318581819710)* randn(blockSize, 1) * 2* pi));
+
* --------------------------------------------------------------------*/
+
float32_t testInputSin_f32[TEST_LENGTH_SAMPLES] =
+
{
+
-0.649716504673081170, -2.501723745497831200,
+
0.188250329003310100, 0.432092748487532540,
+
-1.722010988459680800, 1.788766476323060600,
+
1.786136060975809500, -0.056525543169408797,
+
0.491596272728153760, 0.262309671126153390
+
};
+
+
/*------------------------------------------------------------------------------
+
* Reference out of SIN F32 function for Block Size = 10
+
* Calculated from sin(testInputSin_f32)
+
*------------------------------------------------------------------------------*/
+
float32_t testRefSinOutput32_f32[TEST_LENGTH_SAMPLES] =
+
{
+
-0.604960695383043530, -0.597090287967934840,
+
0.187140422442966500, 0.418772124875992690,
+
-0.988588831792106880, 0.976338412038794010,
+
0.976903856413481100, -0.056495446835214236,
+
0.472033731854734240, 0.259311907228582830
+
};
+
+
/*------------------------------------------------------------------------------
+
* Method 1: Test out Buffer Calculated from Cubic Interpolation
+
*------------------------------------------------------------------------------*/
+
float32_t testOutput[TEST_LENGTH_SAMPLES];
+
+
/*------------------------------------------------------------------------------
+
* Method 2: Test out buffer Calculated from Linear Interpolation
+
*------------------------------------------------------------------------------*/
+
float32_t testLinIntOutput[TEST_LENGTH_SAMPLES];
+
+
/*------------------------------------------------------------------------------
+
* External table used for linear interpolation
+
*------------------------------------------------------------------------------*/
+
extern float arm_linear_interep_table[188495];
+
+
/* ----------------------------------------------------------------------
+
* Global Variables for caluclating SNR's for Method1 & Method 2
+
* ------------------------------------------------------------------- */
+
float32_t snr1;
+
float32_t snr2;
+
+
/* ----------------------------------------------------------------------------
+
* Calculation of Sine values from Cubic Interpolation and Linear interpolation
+
* ---------------------------------------------------------------------------- */
+
int32_t main(void)
+
{
+
uint32_t i;
+
arm_status status;
+
+
arm_linear_interp_instance_f32 S = {188495, -3.141592653589793238, XSPACING, &arm_linear_interep_table[0]};
+
+
/*------------------------------------------------------------------------------
+
* Method 1: Test out Calculated from Cubic Interpolation
+
*------------------------------------------------------------------------------*/
+
for(i=0; i< TEST_LENGTH_SAMPLES; i++)
+
{
+
testOutput[i] = arm_sin_f32(testInputSin_f32[i]);
+
}
+
+
/*------------------------------------------------------------------------------
+
* Method 2: Test out Calculated from Cubic Interpolation and Linear interpolation
+
*------------------------------------------------------------------------------*/
+
+
for(i=0; i< TEST_LENGTH_SAMPLES; i++)
+
{
+
testLinIntOutput[i] = arm_linear_interp_f32(&S, testInputSin_f32[i]);
+
}
+
+
/*------------------------------------------------------------------------------
+
* SNR calculation for method 1
+
*------------------------------------------------------------------------------*/
+
snr1 = arm_snr_f32(testRefSinOutput32_f32, testOutput, 2);
+
+
/*------------------------------------------------------------------------------
+
* SNR calculation for method 2
+
*------------------------------------------------------------------------------*/
+
snr2 = arm_snr_f32(testRefSinOutput32_f32, testLinIntOutput, 2);
+
+
/*------------------------------------------------------------------------------
+
* Initialise status depending on SNR calculations
+
*------------------------------------------------------------------------------*/
+
if ( snr2 > snr1)
+
{
+
status = ARM_MATH_SUCCESS;
+
}
+
else
+
{
+
status = ARM_MATH_TEST_FAILURE;
+
}
+
+
/* ----------------------------------------------------------------------
+
** Loop here if the signals fail the PASS check.
+
** This denotes a test failure
+
** ------------------------------------------------------------------- */
+
if ( status != ARM_MATH_SUCCESS)
+
{
+
while (1);
+
}
+
+
while (1); /* main function does not return */
+
}
+
+
+
+ + + + diff --git a/docs/DSP/html/arm_matrix_example_f32_8c-example.html b/docs/DSP/html/arm_matrix_example_f32_8c-example.html new file mode 100644 index 0000000..f981ee3 --- /dev/null +++ b/docs/DSP/html/arm_matrix_example_f32_8c-example.html @@ -0,0 +1,309 @@ + + + + + +arm_matrix_example_f32.c +CMSIS-DSP: arm_matrix_example_f32.c + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_matrix_example_f32.c
+
+
+
/* ----------------------------------------------------------------------
+
* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+
*
+
* $Date: 17. January 2013
+
* $Revision: V1.4.0
+
*
+
* Project: CMSIS DSP Library
+
* Title: arm_matrix_example_f32.c
+
*
+
* Description: Example code demonstrating least square fit to data
+
* using matrix functions
+
*
+
* Target Processor: Cortex-M4/Cortex-M3
+
*
+
* Redistribution and use in source and binary forms, with or without
+
* modification, are permitted provided that the following conditions
+
* are met:
+
* - Redistributions of source code must retain the above copyright
+
* notice, this list of conditions and the following disclaimer.
+
* - Redistributions in binary form must reproduce the above copyright
+
* notice, this list of conditions and the following disclaimer in
+
* the documentation and/or other materials provided with the
+
* distribution.
+
* - Neither the name of ARM LIMITED nor the names of its contributors
+
* may be used to endorse or promote products derived from this
+
* software without specific prior written permission.
+
*
+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+
* POSSIBILITY OF SUCH DAMAGE.
+
* -------------------------------------------------------------------- */
+
+
#include "arm_math.h"
+
#include "math_helper.h"
+
+
#define SNR_THRESHOLD 90
+
+
/* --------------------------------------------------------------------------------
+
* Test input data(Cycles) taken from FIR Q15 module for differant cases of blockSize
+
* and tapSize
+
* --------------------------------------------------------------------------------- */
+
+
const float32_t B_f32[4] =
+
{
+
782.0, 7577.0, 470.0, 4505.0
+
};
+
+
/* --------------------------------------------------------------------------------
+
* Formula to fit is C1 + C2 * numTaps + C3 * blockSize + C4 * numTaps * blockSize
+
* -------------------------------------------------------------------------------- */
+
+
const float32_t A_f32[16] =
+
{
+
/* Const, numTaps, blockSize, numTaps*blockSize */
+
1.0, 32.0, 4.0, 128.0,
+
1.0, 32.0, 64.0, 2048.0,
+
1.0, 16.0, 4.0, 64.0,
+
1.0, 16.0, 64.0, 1024.0,
+
};
+
+
+
/* ----------------------------------------------------------------------
+
* Temporary buffers for storing intermediate values
+
* ------------------------------------------------------------------- */
+
/* Transpose of A Buffer */
+
float32_t AT_f32[16];
+
/* (Transpose of A * A) Buffer */
+
float32_t ATMA_f32[16];
+
/* Inverse(Transpose of A * A) Buffer */
+
float32_t ATMAI_f32[16];
+
/* Test Output Buffer */
+
float32_t X_f32[4];
+
+
/* ----------------------------------------------------------------------
+
* Reference ouput buffer C1, C2, C3 and C4 taken from MATLAB
+
* ------------------------------------------------------------------- */
+
const float32_t xRef_f32[4] = {73.0, 8.0, 21.25, 2.875};
+
+
float32_t snr;
+
+
+
/* ----------------------------------------------------------------------
+
* Max magnitude FFT Bin test
+
* ------------------------------------------------------------------- */
+
+
int32_t main(void)
+
{
+
+
arm_matrix_instance_f32 A; /* Matrix A Instance */
+
arm_matrix_instance_f32 AT; /* Matrix AT(A transpose) instance */
+
arm_matrix_instance_f32 ATMA; /* Matrix ATMA( AT multiply with A) instance */
+
arm_matrix_instance_f32 ATMAI; /* Matrix ATMAI(Inverse of ATMA) instance */
+
arm_matrix_instance_f32 B; /* Matrix B instance */
+
arm_matrix_instance_f32 X; /* Matrix X(Unknown Matrix) instance */
+
+
uint32_t srcRows, srcColumns; /* Temporary variables */
+
arm_status status;
+
+
/* Initialise A Matrix Instance with numRows, numCols and data array(A_f32) */
+
srcRows = 4;
+
srcColumns = 4;
+
arm_mat_init_f32(&A, srcRows, srcColumns, (float32_t *)A_f32);
+
+
/* Initialise Matrix Instance AT with numRows, numCols and data array(AT_f32) */
+
srcRows = 4;
+
srcColumns = 4;
+
arm_mat_init_f32(&AT, srcRows, srcColumns, AT_f32);
+
+
/* calculation of A transpose */
+
status = arm_mat_trans_f32(&A, &AT);
+
+
+
/* Initialise ATMA Matrix Instance with numRows, numCols and data array(ATMA_f32) */
+
srcRows = 4;
+
srcColumns = 4;
+
arm_mat_init_f32(&ATMA, srcRows, srcColumns, ATMA_f32);
+
+
/* calculation of AT Multiply with A */
+
status = arm_mat_mult_f32(&AT, &A, &ATMA);
+
+
/* Initialise ATMAI Matrix Instance with numRows, numCols and data array(ATMAI_f32) */
+
srcRows = 4;
+
srcColumns = 4;
+
arm_mat_init_f32(&ATMAI, srcRows, srcColumns, ATMAI_f32);
+
+
/* calculation of Inverse((Transpose(A) * A) */
+
status = arm_mat_inverse_f32(&ATMA, &ATMAI);
+
+
/* calculation of (Inverse((Transpose(A) * A)) * Transpose(A)) */
+
status = arm_mat_mult_f32(&ATMAI, &AT, &ATMA);
+
+
/* Initialise B Matrix Instance with numRows, numCols and data array(B_f32) */
+
srcRows = 4;
+
srcColumns = 1;
+
arm_mat_init_f32(&B, srcRows, srcColumns, (float32_t *)B_f32);
+
+
/* Initialise X Matrix Instance with numRows, numCols and data array(X_f32) */
+
srcRows = 4;
+
srcColumns = 1;
+
arm_mat_init_f32(&X, srcRows, srcColumns, X_f32);
+
+
/* calculation ((Inverse((Transpose(A) * A)) * Transpose(A)) * B) */
+
status = arm_mat_mult_f32(&ATMA, &B, &X);
+
+
/* Comparison of reference with test output */
+
snr = arm_snr_f32((float32_t *)xRef_f32, X_f32, 4);
+
+
/*------------------------------------------------------------------------------
+
* Initialise status depending on SNR calculations
+
*------------------------------------------------------------------------------*/
+
if ( snr > SNR_THRESHOLD)
+
{
+
status = ARM_MATH_SUCCESS;
+
}
+
else
+
{
+
status = ARM_MATH_TEST_FAILURE;
+
}
+
+
+
/* ----------------------------------------------------------------------
+
** Loop here if the signals fail the PASS check.
+
** This denotes a test failure
+
** ------------------------------------------------------------------- */
+
if ( status != ARM_MATH_SUCCESS)
+
{
+
while (1);
+
}
+
+
while (1); /* main function does not return */
+
}
+
+
+
+ + + + diff --git a/docs/DSP/html/arm_signal_converge_example_f32_8c-example.html b/docs/DSP/html/arm_signal_converge_example_f32_8c-example.html new file mode 100644 index 0000000..bdc4b9a --- /dev/null +++ b/docs/DSP/html/arm_signal_converge_example_f32_8c-example.html @@ -0,0 +1,319 @@ + + + + + +arm_signal_converge_example_f32.c +CMSIS-DSP: arm_signal_converge_example_f32.c + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_signal_converge_example_f32.c
+
+
+
/* ----------------------------------------------------------------------
+
* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+
*
+
* $Date: 17. January 2013
+
* $Revision: V1.4.0
+
*
+
* Project: CMSIS DSP Library
+
* Title: arm_signal_converge_example_f32.c
+
*
+
* Description: Example code demonstrating convergence of an adaptive
+
* filter.
+
*
+
* Target Processor: Cortex-M4/Cortex-M3
+
*
+
* Redistribution and use in source and binary forms, with or without
+
* modification, are permitted provided that the following conditions
+
* are met:
+
* - Redistributions of source code must retain the above copyright
+
* notice, this list of conditions and the following disclaimer.
+
* - Redistributions in binary form must reproduce the above copyright
+
* notice, this list of conditions and the following disclaimer in
+
* the documentation and/or other materials provided with the
+
* distribution.
+
* - Neither the name of ARM LIMITED nor the names of its contributors
+
* may be used to endorse or promote products derived from this
+
* software without specific prior written permission.
+
*
+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+
* POSSIBILITY OF SUCH DAMAGE.
+
* -------------------------------------------------------------------- */
+
+
#include "arm_math.h"
+
#include "math_helper.h"
+
+
/* ----------------------------------------------------------------------
+
** Global defines for the simulation
+
* ------------------------------------------------------------------- */
+
+
#define TEST_LENGTH_SAMPLES 1536
+
#define NUMTAPS 32
+
#define BLOCKSIZE 32
+
#define DELTA_ERROR 0.000001f
+
#define DELTA_COEFF 0.0001f
+
#define MU 0.5f
+
+
#define NUMFRAMES (TEST_LENGTH_SAMPLES / BLOCKSIZE)
+
+
/* ----------------------------------------------------------------------
+
* Declare FIR state buffers and structure
+
* ------------------------------------------------------------------- */
+
+
float32_t firStateF32[NUMTAPS + BLOCKSIZE];
+
arm_fir_instance_f32 LPF_instance;
+
+
/* ----------------------------------------------------------------------
+
* Declare LMSNorm state buffers and structure
+
* ------------------------------------------------------------------- */
+
+
float32_t lmsStateF32[NUMTAPS + BLOCKSIZE];
+
float32_t errOutput[TEST_LENGTH_SAMPLES];
+
arm_lms_norm_instance_f32 lmsNorm_instance;
+
+
+
/* ----------------------------------------------------------------------
+
* Function Declarations for Signal Convergence Example
+
* ------------------------------------------------------------------- */
+
+
arm_status test_signal_converge_example( void );
+
+
+
/* ----------------------------------------------------------------------
+
* Internal functions
+
* ------------------------------------------------------------------- */
+
arm_status test_signal_converge(float32_t* err_signal,
+
uint32_t blockSize);
+
+
void getinput(float32_t* input,
+
uint32_t fr_cnt,
+
uint32_t blockSize);
+
+
/* ----------------------------------------------------------------------
+
* External Declarations for FIR F32 module Test
+
* ------------------------------------------------------------------- */
+
extern float32_t testInput_f32[TEST_LENGTH_SAMPLES];
+
extern float32_t lmsNormCoeff_f32[32];
+
extern const float32_t FIRCoeff_f32[32];
+
extern arm_lms_norm_instance_f32 lmsNorm_instance;
+
+
/* ----------------------------------------------------------------------
+
* Declare I/O buffers
+
* ------------------------------------------------------------------- */
+
+
float32_t wire1[BLOCKSIZE];
+
float32_t wire2[BLOCKSIZE];
+
float32_t wire3[BLOCKSIZE];
+
float32_t err_signal[BLOCKSIZE];
+
+
/* ----------------------------------------------------------------------
+
* Signal converge test
+
* ------------------------------------------------------------------- */
+
+
int32_t main(void)
+
{
+
uint32_t i;
+
arm_status status;
+
uint32_t index;
+
float32_t minValue;
+
+
/* Initialize the LMSNorm data structure */
+
arm_lms_norm_init_f32(&lmsNorm_instance, NUMTAPS, lmsNormCoeff_f32, lmsStateF32, MU, BLOCKSIZE);
+
+
/* Initialize the FIR data structure */
+
arm_fir_init_f32(&LPF_instance, NUMTAPS, (float32_t *)FIRCoeff_f32, firStateF32, BLOCKSIZE);
+
+
/* ----------------------------------------------------------------------
+
* Loop over the frames of data and execute each of the processing
+
* functions in the system.
+
* ------------------------------------------------------------------- */
+
+
for(i=0; i < NUMFRAMES; i++)
+
{
+
/* Read the input data - uniformly distributed random noise - into wire1 */
+
arm_copy_f32(testInput_f32 + (i * BLOCKSIZE), wire1, BLOCKSIZE);
+
+
/* Execute the FIR processing function. Input wire1 and output wire2 */
+
arm_fir_f32(&LPF_instance, wire1, wire2, BLOCKSIZE);
+
+
/* Execute the LMS Norm processing function*/
+
+
arm_lms_norm_f32(&lmsNorm_instance, /* LMSNorm instance */
+
wire1, /* Input signal */
+
wire2, /* Reference Signal */
+
wire3, /* Converged Signal */
+
err_signal, /* Error Signal, this will become small as the signal converges */
+
BLOCKSIZE); /* BlockSize */
+
+
/* apply overall gain */
+
arm_scale_f32(wire3, 5, wire3, BLOCKSIZE); /* in-place buffer */
+
}
+
+
status = ARM_MATH_SUCCESS;
+
+
/* -------------------------------------------------------------------------------
+
* Test whether the error signal has reached towards 0.
+
* ----------------------------------------------------------------------------- */
+
+
arm_abs_f32(err_signal, err_signal, BLOCKSIZE);
+
arm_min_f32(err_signal, BLOCKSIZE, &minValue, &index);
+
+
if (minValue > DELTA_ERROR)
+
{
+
status = ARM_MATH_TEST_FAILURE;
+
}
+
+
/* ----------------------------------------------------------------------
+
* Test whether the filter coefficients have converged.
+
* ------------------------------------------------------------------- */
+
+
arm_sub_f32((float32_t *)FIRCoeff_f32, lmsNormCoeff_f32, lmsNormCoeff_f32, NUMTAPS);
+
+
arm_abs_f32(lmsNormCoeff_f32, lmsNormCoeff_f32, NUMTAPS);
+
arm_min_f32(lmsNormCoeff_f32, NUMTAPS, &minValue, &index);
+
+
if (minValue > DELTA_COEFF)
+
{
+
status = ARM_MATH_TEST_FAILURE;
+
}
+
+
/* ----------------------------------------------------------------------
+
* Loop here if the signals did not pass the convergence check.
+
* This denotes a test failure
+
* ------------------------------------------------------------------- */
+
+
if ( status != ARM_MATH_SUCCESS)
+
{
+
while (1);
+
}
+
+
while (1); /* main function does not return */
+
}
+
+
+
+ + + + diff --git a/docs/DSP/html/arm_sin_cos_example_f32_8c-example.html b/docs/DSP/html/arm_sin_cos_example_f32_8c-example.html new file mode 100644 index 0000000..1ac3797 --- /dev/null +++ b/docs/DSP/html/arm_sin_cos_example_f32_8c-example.html @@ -0,0 +1,245 @@ + + + + + +arm_sin_cos_example_f32.c +CMSIS-DSP: arm_sin_cos_example_f32.c + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_sin_cos_example_f32.c
+
+
+
/* ----------------------------------------------------------------------
+
* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+
*
+
* $Date: 12. March 2014
+
* $Revision: V1.4.3
+
*
+
* Project: CMSIS DSP Library
+
* Title: arm_sin_cos_example_f32.c
+
*
+
* Description: Example code demonstrating sin and cos calculation of input signal.
+
*
+
* Target Processor: Cortex-M4/Cortex-M3
+
*
+
* Redistribution and use in source and binary forms, with or without
+
* modification, are permitted provided that the following conditions
+
* are met:
+
* - Redistributions of source code must retain the above copyright
+
* notice, this list of conditions and the following disclaimer.
+
* - Redistributions in binary form must reproduce the above copyright
+
* notice, this list of conditions and the following disclaimer in
+
* the documentation and/or other materials provided with the
+
* distribution.
+
* - Neither the name of ARM LIMITED nor the names of its contributors
+
* may be used to endorse or promote products derived from this
+
* software without specific prior written permission.
+
*
+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+
* POSSIBILITY OF SUCH DAMAGE.
+
* -------------------------------------------------------------------- */
+
+
#include <math.h>
+
#include "arm_math.h"
+
+
/* ----------------------------------------------------------------------
+
* Defines each of the tests performed
+
* ------------------------------------------------------------------- */
+
#define MAX_BLOCKSIZE 32
+
#define DELTA (0.0001f)
+
+
+
/* ----------------------------------------------------------------------
+
* Test input data for Floating point sin_cos example for 32-blockSize
+
* Generated by the MATLAB randn() function
+
* ------------------------------------------------------------------- */
+
+
const float32_t testInput_f32[MAX_BLOCKSIZE] =
+
{
+
-1.244916875853235400, -4.793533929171324800, 0.360705030233248850, 0.827929644170887320, -3.299532218312426900, 3.427441903227623800, 3.422401784294607700, -0.108308165334010680,
+
0.941943896490312180, 0.502609575000365850, -0.537345278736373500, 2.088817392965764500, -1.693168684143455700, 6.283185307179590700, -0.392545884746175080, 0.327893095115825040,
+
3.070147440456292300, 0.170611405884662230, -0.275275082396073010, -2.395492805446796300, 0.847311163536506600, -3.845517018083148800, 2.055818378415868300, 4.672594161978930800,
+
-1.990923030266425800, 2.469305197656249500, 3.609002606064021000, -4.586736582331667500, -4.147080139136136300, 1.643756718868359500, -1.150866392366494800, 1.985805026477433800
+
+
+
};
+
+
const float32_t testRefOutput_f32 = 1.000000000;
+
+
/* ----------------------------------------------------------------------
+
* Declare Global variables
+
* ------------------------------------------------------------------- */
+
uint32_t blockSize = 32;
+
float32_t testOutput;
+
float32_t cosOutput;
+
float32_t sinOutput;
+
float32_t cosSquareOutput;
+
float32_t sinSquareOutput;
+
+
/* ----------------------------------------------------------------------
+
* Max magnitude FFT Bin test
+
* ------------------------------------------------------------------- */
+
+
arm_status status;
+
+
int32_t main(void)
+
{
+
float32_t diff;
+
uint32_t i;
+
+
for(i=0; i< blockSize; i++)
+
{
+
cosOutput = arm_cos_f32(testInput_f32[i]);
+
sinOutput = arm_sin_f32(testInput_f32[i]);
+
+
arm_mult_f32(&cosOutput, &cosOutput, &cosSquareOutput, 1);
+
arm_mult_f32(&sinOutput, &sinOutput, &sinSquareOutput, 1);
+
+
arm_add_f32(&cosSquareOutput, &sinSquareOutput, &testOutput, 1);
+
+
/* absolute value of difference between ref and test */
+
diff = fabsf(testRefOutput_f32 - testOutput);
+
+
/* Comparison of sin_cos value with reference */
+
if (diff > DELTA)
+
{
+
status = ARM_MATH_TEST_FAILURE;
+
}
+
+
if ( status == ARM_MATH_TEST_FAILURE)
+
{
+
while (1);
+
}
+
+
}
+
+
while (1); /* main function does not return */
+
}
+
+
+
+ + + + diff --git a/docs/DSP/html/arm_variance_example_f32_8c-example.html b/docs/DSP/html/arm_variance_example_f32_8c-example.html new file mode 100644 index 0000000..f52baf0 --- /dev/null +++ b/docs/DSP/html/arm_variance_example_f32_8c-example.html @@ -0,0 +1,279 @@ + + + + + +arm_variance_example_f32.c +CMSIS-DSP: arm_variance_example_f32.c + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_variance_example_f32.c
+
+
+
/* ----------------------------------------------------------------------
+
* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+
*
+
* $Date: 17. January 2013
+
* $Revision: V1.4.0
+
*
+
* Project: CMSIS DSP Library
+
* Title: arm_variance_example_f32.c
+
*
+
* Description: Example code demonstrating variance calculation of input sequence.
+
*
+
* Target Processor: Cortex-M4/Cortex-M3
+
*
+
* Redistribution and use in source and binary forms, with or without
+
* modification, are permitted provided that the following conditions
+
* are met:
+
* - Redistributions of source code must retain the above copyright
+
* notice, this list of conditions and the following disclaimer.
+
* - Redistributions in binary form must reproduce the above copyright
+
* notice, this list of conditions and the following disclaimer in
+
* the documentation and/or other materials provided with the
+
* distribution.
+
* - Neither the name of ARM LIMITED nor the names of its contributors
+
* may be used to endorse or promote products derived from this
+
* software without specific prior written permission.
+
*
+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+
* POSSIBILITY OF SUCH DAMAGE.
+
* -------------------------------------------------------------------- */
+
+
#include <math.h>
+
#include "arm_math.h"
+
+
/* ----------------------------------------------------------------------
+
* Defines each of the tests performed
+
* ------------------------------------------------------------------- */
+
#define MAX_BLOCKSIZE 32
+
#define DELTA (0.000001f)
+
+
+
/* ----------------------------------------------------------------------
+
* Declare I/O buffers
+
* ------------------------------------------------------------------- */
+
float32_t wire1[MAX_BLOCKSIZE];
+
float32_t wire2[MAX_BLOCKSIZE];
+
float32_t wire3[MAX_BLOCKSIZE];
+
+
/* ----------------------------------------------------------------------
+
* Test input data for Floating point Variance example for 32-blockSize
+
* Generated by the MATLAB randn() function
+
* ------------------------------------------------------------------- */
+
+
float32_t testInput_f32[32] =
+
{
+
-0.432564811528221, -1.665584378238097, 0.125332306474831, 0.287676420358549,
+
-1.146471350681464, 1.190915465642999, 1.189164201652103, -0.037633276593318,
+
0.327292361408654, 0.174639142820925, -0.186708577681439, 0.725790548293303,
+
-0.588316543014189, 2.183185818197101, -0.136395883086596, 0.113931313520810,
+
1.066768211359189, 0.059281460523605, -0.095648405483669, -0.832349463650022,
+
0.294410816392640, -1.336181857937804, 0.714324551818952, 1.623562064446271,
+
-0.691775701702287, 0.857996672828263, 1.254001421602532, -1.593729576447477,
+
-1.440964431901020, 0.571147623658178, -0.399885577715363, 0.689997375464345
+
+
};
+
+
/* ----------------------------------------------------------------------
+
* Declare Global variables
+
* ------------------------------------------------------------------- */
+
uint32_t blockSize = 32;
+
float32_t refVarianceOut = 0.903941793931839;
+
+
/* ----------------------------------------------------------------------
+
* Variance calculation test
+
* ------------------------------------------------------------------- */
+
+
int32_t main(void)
+
{
+
arm_status status;
+
float32_t mean, oneByBlockSize;
+
float32_t variance;
+
float32_t diff;
+
+
status = ARM_MATH_SUCCESS;
+
+
/* Calculation of mean value of input */
+
+
/* x' = 1/blockSize * (x(0)* 1 + x(1) * 1 + ... + x(n-1) * 1) */
+
+
/* Fill wire1 buffer with 1.0 value */
+
arm_fill_f32(1.0, wire1, blockSize);
+
+
/* Calculate the dot product of wire1 and wire2 */
+
/* (x(0)* 1 + x(1) * 1 + ...+ x(n-1) * 1) */
+
arm_dot_prod_f32(testInput_f32, wire1, blockSize, &mean);
+
+
/* Calculation of 1/blockSize */
+
oneByBlockSize = 1.0 / (blockSize);
+
+
/* 1/blockSize * (x(0)* 1 + x(1) * 1 + ... + x(n-1) * 1) */
+
arm_mult_f32(&mean, &oneByBlockSize, &mean, 1);
+
+
+
/* Calculation of variance value of input */
+
+
/* (1/blockSize) * (x(0) - x') * (x(0) - x') + (x(1) - x') * (x(1) - x') + ... + (x(n-1) - x') * (x(n-1) - x') */
+
+
/* Fill wire2 with mean value x' */
+
arm_fill_f32(mean, wire2, blockSize);
+
+
/* wire3 contains (x-x') */
+
arm_sub_f32(testInput_f32, wire2, wire3, blockSize);
+
+
/* wire2 contains (x-x') */
+
arm_copy_f32(wire3, wire2, blockSize);
+
+
/* (x(0) - x') * (x(0) - x') + (x(1) - x') * (x(1) - x') + ... + (x(n-1) - x') * (x(n-1) - x') */
+
arm_dot_prod_f32(wire2, wire3, blockSize, &variance);
+
+
/* Calculation of 1/blockSize */
+
oneByBlockSize = 1.0 / (blockSize - 1);
+
+
/* Calculation of variance */
+
arm_mult_f32(&variance, &oneByBlockSize, &variance, 1);
+
+
/* absolute value of difference between ref and test */
+
diff = fabsf(refVarianceOut - variance);
+
+
/* Comparison of variance value with reference */
+
if (diff > DELTA)
+
{
+
status = ARM_MATH_TEST_FAILURE;
+
}
+
+
if ( status != ARM_MATH_SUCCESS)
+
{
+
while (1);
+
}
+
+
while (1); /* main function does not return */
+
}
+
+
+
+ + + + diff --git a/docs/DSP/html/bc_s.png b/docs/DSP/html/bc_s.png new file mode 100644 index 0000000..224b29a Binary files /dev/null and b/docs/DSP/html/bc_s.png differ diff --git a/docs/DSP/html/bdwn.png b/docs/DSP/html/bdwn.png new file mode 100644 index 0000000..940a0b9 Binary files /dev/null and b/docs/DSP/html/bdwn.png differ diff --git a/docs/DSP/html/clarke.gif b/docs/DSP/html/clarke.gif new file mode 100644 index 0000000..5c75d09 Binary files /dev/null and b/docs/DSP/html/clarke.gif differ diff --git a/docs/DSP/html/clarkeFormula.gif b/docs/DSP/html/clarkeFormula.gif new file mode 100644 index 0000000..f2a1c3e Binary files /dev/null and b/docs/DSP/html/clarkeFormula.gif differ diff --git a/docs/DSP/html/clarkeInvFormula.gif b/docs/DSP/html/clarkeInvFormula.gif new file mode 100644 index 0000000..60522f7 Binary files /dev/null and b/docs/DSP/html/clarkeInvFormula.gif differ diff --git a/docs/DSP/html/classes.html b/docs/DSP/html/classes.html new file mode 100644 index 0000000..ccb45a5 --- /dev/null +++ b/docs/DSP/html/classes.html @@ -0,0 +1,165 @@ + + + + + +Data Structure Index +CMSIS-DSP: Data Structure Index + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
Data Structure Index
+
+
+
B | C | D | F | I | L | M | P | R
+ + + + + + + + + + + + + + + + + + + +
  b  
+		arm_cfft_instance_q15   arm_fir_decimate_instance_q15   
  i  
+		arm_matrix_instance_f64   
arm_cfft_instance_q31   arm_fir_decimate_instance_q31   arm_matrix_instance_q15   
arm_bilinear_interp_instance_f32   arm_cfft_radix2_instance_f32   arm_fir_instance_f32   arm_iir_lattice_instance_f32   arm_matrix_instance_q31   
arm_bilinear_interp_instance_q15   arm_cfft_radix2_instance_q15   arm_fir_instance_q15   arm_iir_lattice_instance_q15   
  p  
+
arm_bilinear_interp_instance_q31   arm_cfft_radix2_instance_q31   arm_fir_instance_q31   arm_iir_lattice_instance_q31   
arm_bilinear_interp_instance_q7   arm_cfft_radix4_instance_f32   arm_fir_instance_q7   
  l  
+		arm_pid_instance_f32   
arm_biquad_cas_df1_32x64_ins_q31   arm_cfft_radix4_instance_q15   arm_fir_interpolate_instance_f32   arm_pid_instance_q15   
arm_biquad_cascade_df2T_instance_f32   arm_cfft_radix4_instance_q31   arm_fir_interpolate_instance_q15   arm_linear_interp_instance_f32   arm_pid_instance_q31   
arm_biquad_cascade_df2T_instance_f64   
  d  
+		arm_fir_interpolate_instance_q31   arm_lms_instance_f32   
  r  
+
arm_biquad_cascade_stereo_df2T_instance_f32   arm_fir_lattice_instance_f32   arm_lms_instance_q15   
arm_biquad_casd_df1_inst_f32   arm_dct4_instance_f32   arm_fir_lattice_instance_q15   arm_lms_instance_q31   arm_rfft_fast_instance_f32   
arm_biquad_casd_df1_inst_q15   arm_dct4_instance_q15   arm_fir_lattice_instance_q31   arm_lms_norm_instance_f32   arm_rfft_instance_f32   
arm_biquad_casd_df1_inst_q31   arm_dct4_instance_q31   arm_fir_sparse_instance_f32   arm_lms_norm_instance_q15   arm_rfft_instance_q15   
  c  
+
  f  
+		arm_fir_sparse_instance_q15   arm_lms_norm_instance_q31   arm_rfft_instance_q31   
arm_fir_sparse_instance_q31   
  m  
+
arm_cfft_instance_f32   arm_fir_decimate_instance_f32   arm_fir_sparse_instance_q7   
arm_matrix_instance_f32   
+
B | C | D | F | I | L | M | P | R
+
+
+ + + + diff --git a/docs/DSP/html/closed.png b/docs/DSP/html/closed.png new file mode 100644 index 0000000..98cc2c9 Binary files /dev/null and b/docs/DSP/html/closed.png differ diff --git a/docs/DSP/html/cmsis.css b/docs/DSP/html/cmsis.css new file mode 100644 index 0000000..bba1010 --- /dev/null +++ b/docs/DSP/html/cmsis.css @@ -0,0 +1,1282 @@ +/* The standard CSS for doxygen */ + +body, table, div, p, dl { + font-family: Lucida Grande, Verdana, Geneva, Arial, sans-serif; + font-size: 13px; + line-height: 1.3; +} + +/* CMSIS styles */ + +.style1 { + text-align: center; +} +.style2 { + color: #0000FF; + font-weight: normal; +} +.style3 { + text-align: left; +} +.style4 { + color: #008000; +} +.style5 { + color: #0000FF; +} +.style6 { + color: #000000; + font-style:italic; +} +.mand { + color: #0000FF; +} +.opt { + color: #008000; +} +.cond { + color: #990000; +} + +.choice +{ + background-color:#F7F9D0; +} +.seq +{ + background-color:#C9DECB; +} +.group1 +{ + background-color:#F8F1F1; +} +.group2 +{ + background-color:#DCEDEA; +} + + +ul ul { + list-style-type: disc; +} + +ul ul ul { + list-style-type: disc; +} + +ul.hierarchy { + color: green; +} + +em { + color: #000000; + font-style:italic; +} + + + +/* CMSIS Tables */ +table.cmtab1 { + padding: 4px; + border-collapse: collapse; + border: 1px solid #A3B4D7; + text-align: justify; + width:70%; +} + +th.cmtab1 { + background: #EBEFF6; + font-weight: bold; + height: 28px; +} + +td.cmtab1 { + padding:1px; + text-align: left; +} + +table.cmtable { + border-collapse:collapse; + text-align: justify; +} + +table.cmtable td, table.cmtable th { + border: 1px solid #2D4068; + padding: 3px 7px 2px; +} + +table.cmtable th { + background-color: #EBEFF6; + font-size: 110%; + padding-bottom: 4px; + padding-top: 5px; + text-align:left; +} + +td.MonoTxt { + font-family:"Arial monospaced for SAP"; +} + +td.XML-Token +{ + azimuth: 180; + font-style:italic; + color:Maroon; + z-index:20; + +} + +span.XML-Token +{ + azimuth: 180; + font-style:italic; + color:Maroon; + z-index:20; + +} + +span.h2 +{ + font-size: 120%; + font-weight: bold; +} + +div.new +{ + background-color:#ccffcc; /* light green */ +} + +div.mod +{ + background-color:#ffe6cc; /* light amber */ +} + +div.del +{ + background-color:#ffcccc; /* light red */ +} + +/* @group Heading Levels */ + +h1 { + font-size: 150%; +} + +.title { + font-size: 150%; + font-weight: bold; + margin: 10px 2px; +} + +h2 { + font-size: 120%; +} + +h3 { + font-size: 100%; +} + +h1, h2, h3, h4, h5, h6 { + -webkit-transition: text-shadow 0.5s linear; + -moz-transition: text-shadow 0.5s linear; + -ms-transition: text-shadow 0.5s linear; + -o-transition: text-shadow 0.5s linear; + transition: text-shadow 0.5s linear; + margin-right: 15px; +} + +h1.glow, h2.glow, h3.glow, h4.glow, h5.glow, h6.glow { + text-shadow: 0 0 15px cyan; +} + +dt { + font-weight: bold; +} + +div.multicol { + -moz-column-gap: 1em; + -webkit-column-gap: 1em; + -moz-column-count: 3; + -webkit-column-count: 3; +} + +p.startli, p.startdd, p.starttd { + margin-top: 2px; +} + +p.endli { + margin-bottom: 0px; +} + +p.enddd { + margin-bottom: 4px; +} + +p.endtd { + margin-bottom: 2px; +} + +/* @end */ + +caption { + font-weight: bold; +} + +span.legend { + font-size: 70%; + text-align: center; +} + +h3.version { + font-size: 90%; + text-align: center; +} + +div.qindex, div.navtab{ + background-color: #EBEFF6; + border: 1px solid #A2B4D8; + text-align: center; +} + +div.qindex, div.navpath { + width: 100%; + line-height: 140%; +} + +div.navtab { + margin-right: 15px; +} + +/* @group Link Styling */ + +a { + color: #3A568E; + font-weight: normal; + text-decoration: none; +} + +.contents a:visited { + color: #4464A5; +} + +a:hover { + text-decoration: underline; +} + +a.qindex { + font-weight: bold; +} + +a.qindexHL { + font-weight: bold; + background-color: #9AAED5; + color: #ffffff; + border: 1px double #849CCC; +} + +.contents a.qindexHL:visited { + color: #ffffff; +} + +a.el { + font-weight: bold; +} + +a.elRef { +} + +a.code, a.code:visited { + color: #4665A2; +} + +a.codeRef, a.codeRef:visited { + color: #4665A2; +} + +/* @end */ + +dl.el { + margin-left: -1cm; +} + +pre.fragment { + border: 1px solid #C4CFE5; + background-color: #FBFCFD; + padding: 4px 6px; + margin: 4px 8px 4px 2px; + overflow: auto; + word-wrap: break-word; + font-size: 9pt; + line-height: 125%; + font-family: monospace, fixed; + font-size: 105%; +} + +div.fragment { + padding: 4px; + margin: 4px; + background-color: #FBFCFD; + border: 1px solid #C3CFE6; +} + +div.line { + font-family: monospace, fixed; + font-size: 13px; + line-height: 1.0; + text-wrap: unrestricted; + white-space: -moz-pre-wrap; /* Moz */ + white-space: -pre-wrap; /* Opera 4-6 */ + white-space: -o-pre-wrap; /* Opera 7 */ + white-space: pre-wrap; /* CSS3 */ + word-wrap: break-word; /* IE 5.5+ */ + text-indent: -53px; + padding-left: 53px; + padding-bottom: 0px; + margin: 0px; +} + +span.lineno { + padding-right: 4px; + text-align: right; + border-right: 2px solid #0F0; + background-color: #E8E8E8; + white-space: pre; +} +span.lineno a { + background-color: #D8D8D8; +} + +span.lineno a:hover { + background-color: #C8C8C8; +} + +div.ah { + background-color: black; + font-weight: bold; + color: #ffffff; + margin-bottom: 3px; + margin-top: 3px; + padding: 0.2em; + border: solid thin #333; + border-radius: 0.5em; + -webkit-border-radius: .5em; + -moz-border-radius: .5em; + box-shadow: 2px 2px 3px #999; + -webkit-box-shadow: 2px 2px 3px #999; + -moz-box-shadow: rgba(0, 0, 0, 0.15) 2px 2px 2px; + background-image: -webkit-gradient(linear, left top, left bottom, from(#eee), to(#000),color-stop(0.3, #444)); + background-image: -moz-linear-gradient(center top, #eee 0%, #444 40%, #000); +} + +div.groupHeader { + margin-left: 16px; + margin-top: 12px; + font-weight: bold; +} + +div.groupText { + margin-left: 16px; + font-style: italic; +} + +body { + background-color: white; + color: black; + margin: 0; +} + +div.contents { + margin-top: 10px; + margin-left: 12px; + margin-right: 8px; +} + +td.indexkey { + background-color: #EBEFF6; + font-weight: bold; + border: 1px solid #C3CFE6; + margin: 2px 0px 2px 0; + padding: 2px 10px; + white-space: nowrap; + vertical-align: top; +} + +td.indexvalue { + background-color: #EBEFF6; + border: 1px solid #C3CFE6; + padding: 2px 10px; + margin: 2px 0px; +} + +tr.memlist { + background-color: #EDF1F7; +} + +p.formulaDsp { + text-align: center; +} + +img.formulaDsp { + +} + +img.formulaInl { + vertical-align: middle; +} + +div.center { + text-align: center; + margin-top: 0px; + margin-bottom: 0px; + padding: 0px; +} + +div.center img { + border: 0px; +} + +address.footer { + text-align: right; + padding-right: 12px; +} + +img.footer { + border: 0px; + vertical-align: middle; +} + +/* @group Code Colorization */ + +span.keyword { + color: #008000 +} + +span.keywordtype { + color: #604020 +} + +span.keywordflow { + color: #e08000 +} + +span.comment { + color: #800000 +} + +span.preprocessor { + color: #806020 +} + +span.stringliteral { + color: #002080 +} + +span.charliteral { + color: #008080 +} + +span.vhdldigit { + color: #ff00ff +} + +span.vhdlchar { + color: #000000 +} + +span.vhdlkeyword { + color: #700070 +} + +span.vhdllogic { + color: #ff0000 +} + +blockquote { + background-color: #F7F8FB; + border-left: 2px solid #9AAED5; + margin: 0 24px 0 4px; + padding: 0 12px 0 16px; +} + +/* @end */ + +/* +.search { + color: #003399; + font-weight: bold; +} + +form.search { + margin-bottom: 0px; + margin-top: 0px; +} + +input.search { + font-size: 75%; + color: #000080; + font-weight: normal; + background-color: #e8eef2; +} +*/ + +td.tiny { + font-size: 75%; +} + +.dirtab { + padding: 4px; + border-collapse: collapse; + border: 1px solid #A2B4D8; +} + +th.dirtab { + background: #EBEFF6; + font-weight: bold; +} + +hr { + height: 0px; + border: none; + border-top: 1px solid #4769AD; +} + +hr.footer { + height: 1px; +} + +/* @group Member Descriptions */ + +table.memberdecls { + border-spacing: 0px; + padding: 0px; +} + +.memberdecls td { + -webkit-transition-property: background-color, box-shadow; + -webkit-transition-duration: 0.5s; + -moz-transition-property: background-color, box-shadow; + -moz-transition-duration: 0.5s; + -ms-transition-property: background-color, box-shadow; + -ms-transition-duration: 0.5s; + -o-transition-property: background-color, box-shadow; + -o-transition-duration: 0.5s; + transition-property: background-color, box-shadow; + transition-duration: 0.5s; +} + +.memberdecls td.glow { + background-color: cyan; + box-shadow: 0 0 15px cyan; +} + +.mdescLeft, .mdescRight, +.memItemLeft, .memItemRight, +.memTemplItemLeft, .memTemplItemRight, .memTemplParams { + background-color: #F9FAFC; + border: none; + margin: 4px; + padding: 1px 0 0 8px; +} + +.mdescLeft, .mdescRight { + padding: 0px 8px 4px 8px; + color: #555; +} + +.memItemLeft, .memItemRight, .memTemplParams { + border-top: 1px solid #C3CFE6; +} + +.memItemLeft, .memTemplItemLeft { + white-space: nowrap; +} + +.memItemRight { + width: 100%; +} + +.memTemplParams { + color: #4464A5; + white-space: nowrap; +} + +/* @end */ + +/* @group Member Details */ + +/* Styles for detailed member documentation */ + +.memtemplate { + font-size: 80%; + color: #4464A5; + font-weight: normal; + margin-left: 9px; +} + +.memnav { + background-color: #EBEFF6; + border: 1px solid #A2B4D8; + text-align: center; + margin: 2px; + margin-right: 15px; + padding: 2px; +} + +.mempage { + width: 100%; +} + +.memitem { + padding: 0; + margin-bottom: 10px; + margin-right: 5px; + -webkit-transition: box-shadow 0.5s linear; + -moz-transition: box-shadow 0.5s linear; + -ms-transition: box-shadow 0.5s linear; + -o-transition: box-shadow 0.5s linear; + transition: box-shadow 0.5s linear; +} + +.memitem.glow { + box-shadow: 0 0 15px cyan; +} + +.memname { + font-weight: bold; + margin-left: 6px; +} + +.memname td { + vertical-align: bottom; +} + +.memproto, dl.reflist dt { + border-top: 1px solid #A7B8DA; + border-left: 1px solid #A7B8DA; + border-right: 1px solid #A7B8DA; + padding: 6px 0px 6px 0px; + color: #233456; + font-weight: bold; + text-shadow: 0px 1px 1px rgba(255, 255, 255, 0.9); + background-image:url('nav_f.png'); + background-repeat:repeat-x; + background-color: #E2E7F3; + /* opera specific markup */ + box-shadow: 5px 5px 5px rgba(0, 0, 0, 0.15); + border-top-right-radius: 4px; + border-top-left-radius: 4px; + /* firefox specific markup */ + -moz-box-shadow: rgba(0, 0, 0, 0.15) 5px 5px 5px; + -moz-border-radius-topright: 4px; + -moz-border-radius-topleft: 4px; + /* webkit specific markup */ + -webkit-box-shadow: 5px 5px 5px rgba(0, 0, 0, 0.15); + -webkit-border-top-right-radius: 4px; + -webkit-border-top-left-radius: 4px; + +} + +.memdoc, dl.reflist dd { + border-bottom: 1px solid #A7B8DA; + border-left: 1px solid #A7B8DA; + border-right: 1px solid #A7B8DA; + padding: 6px 10px 2px 10px; + background-color: #FBFCFD; + border-top-width: 0; + background-image:url('nav_g.png'); + background-repeat:repeat-x; + background-color: #FFFFFF; + /* opera specific markup */ + border-bottom-left-radius: 4px; + border-bottom-right-radius: 4px; + box-shadow: 5px 5px 5px rgba(0, 0, 0, 0.15); + /* firefox specific markup */ + -moz-border-radius-bottomleft: 4px; + -moz-border-radius-bottomright: 4px; + -moz-box-shadow: rgba(0, 0, 0, 0.15) 5px 5px 5px; + /* webkit specific markup */ + -webkit-border-bottom-left-radius: 4px; + -webkit-border-bottom-right-radius: 4px; + -webkit-box-shadow: 5px 5px 5px rgba(0, 0, 0, 0.15); +} + +dl.reflist dt { + padding: 5px; +} + +dl.reflist dd { + margin: 0px 0px 10px 0px; + padding: 5px; +} + +.paramkey { + text-align: right; +} + +.paramtype { + white-space: nowrap; +} + +.paramname { + color: #602020; + white-space: nowrap; +} +.paramname em { + font-style: normal; +} + +.params, .retval, .exception, .tparams { + margin-left: 0px; + padding-left: 0px; +} + +.params .paramname, .retval .paramname { + font-weight: bold; + vertical-align: top; +} + +.params .paramtype { + font-style: italic; + vertical-align: top; +} + +.params .paramdir { + font-family: "courier new",courier,monospace; + vertical-align: top; +} + +table.mlabels { + border-spacing: 0px; +} + +td.mlabels-left { + width: 100%; + padding: 0px; +} + +td.mlabels-right { + vertical-align: bottom; + padding: 0px; + white-space: nowrap; +} + +span.mlabels { + margin-left: 8px; +} + +span.mlabel { + background-color: #708CC4; + border-top:1px solid #5072B7; + border-left:1px solid #5072B7; + border-right:1px solid #C3CFE6; + border-bottom:1px solid #C3CFE6; + text-shadow: none; + color: white; + margin-right: 4px; + padding: 2px 3px; + border-radius: 3px; + font-size: 7pt; + white-space: nowrap; +} + + + +/* @end */ + +/* these are for tree view when not used as main index */ + +div.directory { + margin: 10px 0px; + border-top: 1px solid #A8B8D9; + border-bottom: 1px solid #A8B8D9; + width: 100%; +} + +.directory table { + border-collapse:collapse; +} + +.directory td { + margin: 0px; + padding: 0px; + vertical-align: top; +} + +.directory td.entry { + white-space: nowrap; + padding-right: 6px; +} + +.directory td.entry a { + outline:none; +} + +.directory td.desc { + width: 100%; + padding-left: 6px; + padding-right: 6px; + border-left: 1px solid rgba(0,0,0,0.05); +} + +.directory tr.even { + padding-left: 6px; + background-color: #F7F8FB; +} + +.directory img { + vertical-align: -30%; +} + +.directory .levels { + white-space: nowrap; + width: 100%; + text-align: right; + font-size: 9pt; +} + +.directory .levels span { + cursor: pointer; + padding-left: 2px; + padding-right: 2px; + color: #3A568E; +} + +div.dynheader { + margin-top: 8px; + -webkit-touch-callout: none; + -webkit-user-select: none; + -khtml-user-select: none; + -moz-user-select: none; + -ms-user-select: none; + user-select: none; +} + +address { + font-style: normal; + color: #293C63; +} + +table.doxtable { + border-collapse:collapse; + margin-top: 4px; + margin-bottom: 4px; +} + +table.doxtable td, table.doxtable th { + border: 1px solid #2B4069; + padding: 3px 7px 2px; +} + +table.doxtable th { + background-color: #EBEFF6; + color: #000000; + font-size: 110%; + padding-bottom: 4px; + padding-top: 5px; +} + +table.fieldtable { + width: 100%; + margin-bottom: 10px; + border: 1px solid #A7B8DA; + border-spacing: 0px; + -moz-border-radius: 4px; + -webkit-border-radius: 4px; + border-radius: 4px; + -moz-box-shadow: rgba(0, 0, 0, 0.15) 2px 2px 2px; + -webkit-box-shadow: 2px 2px 2px rgba(0, 0, 0, 0.15); + box-shadow: 2px 2px 2px rgba(0, 0, 0, 0.15); +} + +.fieldtable td, .fieldtable th { + padding: 3px 7px 2px; +} + +.fieldtable td.fieldtype, .fieldtable td.fieldname { + white-space: nowrap; + border-right: 1px solid #A7B8DA; + border-bottom: 1px solid #A7B8DA; + vertical-align: top; +} + +.fieldtable td.fielddoc { + border-bottom: 1px solid #A7B8DA; + width: 100%; +} + +.fieldtable tr:last-child td { + border-bottom: none; +} + +.fieldtable th { + background-image:url('nav_f.png'); + background-repeat:repeat-x; + background-color: #E2E7F3; + font-size: 90%; + color: #233456; + padding-bottom: 4px; + padding-top: 5px; + text-align:left; + -moz-border-radius-topleft: 4px; + -moz-border-radius-topright: 4px; + -webkit-border-top-left-radius: 4px; + -webkit-border-top-right-radius: 4px; + border-top-left-radius: 4px; + border-top-right-radius: 4px; + border-bottom: 1px solid #A7B8DA; +} + + +.tabsearch { + top: 0px; + left: 10px; + height: 36px; + background-image: url('tab_b.png'); + z-index: 101; + overflow: hidden; + font-size: 13px; +} + +.navpath ul +{ + font-size: 11px; + background-image:url('tab_b.png'); + background-repeat:repeat-x; + height:30px; + line-height:30px; + color:#889FCE; + border:solid 1px #C1CDE5; + overflow:hidden; + margin:0px; + padding:0px; +} + +.navpath li +{ + list-style-type:none; + float:left; + padding-left:10px; + padding-right:15px; + background-image:url('bc_s.png'); + background-repeat:no-repeat; + background-position:right; + color:#344D7E; +} + +.navpath li.navelem a +{ + height:32px; + display:block; + text-decoration: none; + outline: none; +} + +.navpath li.navelem a:hover +{ + color:#6583BF; +} + +.navpath li.footer +{ + list-style-type:none; + float:right; + padding-left:10px; + padding-right:15px; + background-image:none; + background-repeat:no-repeat; + background-position:right; + color:#344D7E; + font-size: 8pt; +} + + +div.summary +{ + float: right; + font-size: 8pt; + padding-right: 5px; + width: 50%; + text-align: right; +} + +div.summary a +{ + white-space: nowrap; +} + +div.ingroups +{ + margin-left: 5px; + font-size: 8pt; + padding-left: 5px; + width: 50%; + text-align: left; +} + +div.ingroups a +{ + white-space: nowrap; +} + +div.header +{ + background-image:url('nav_h.png'); + background-repeat:repeat-x; + background-color: #F9FAFC; + margin: 0px; + border-bottom: 1px solid #C3CFE6; +} + +div.headertitle +{ + padding: 5px 5px 5px 7px; +} + +dl +{ + padding: 0 0 0 10px; +} + +/* dl.note, dl.warning, dl.attention, dl.pre, dl.post, dl.invariant, dl.deprecated, dl.todo, dl.test, dl.bug */ +dl.section +{ + margin-left: 0px; + padding-left: 0px; +} + +dl.note +{ + margin-left:-7px; + padding-left: 3px; + border-left:4px solid; + border-color: #D0C000; +} + +dl.warning, dl.attention +{ + margin-left:-7px; + padding-left: 3px; + border-left:4px solid; + border-color: #FF0000; +} + +dl.pre, dl.post, dl.invariant +{ + margin-left:-7px; + padding-left: 3px; + border-left:4px solid; + border-color: #00D000; +} + +dl.deprecated +{ + margin-left:-7px; + padding-left: 3px; + border-left:4px solid; + border-color: #505050; +} + +dl.todo +{ + margin-left:-7px; + padding-left: 3px; + border-left:4px solid; + border-color: #00C0E0; +} + +dl.test +{ + margin-left:-7px; + padding-left: 3px; + border-left:4px solid; + border-color: #3030E0; +} + +dl.bug +{ + margin-left:-7px; + padding-left: 3px; + border-left:4px solid; + border-color: #C08050; +} + +dl.section dd { + margin-bottom: 6px; +} + + +#projectlogo +{ + text-align: center; + vertical-align: bottom; + border-collapse: separate; +} + +#projectlogo img +{ + border: 0px none; +} + +#projectname +{ + font: 300% Tahoma, Arial,sans-serif; + margin: 0px; + padding: 2px 0px; +} + +#projectbrief +{ + font: 120% Tahoma, Arial,sans-serif; + margin: 0px; + padding: 0px; +} + +#projectnumber +{ + font: 50% Tahoma, Arial,sans-serif; + margin: 0px; + padding: 0px; +} + +#titlearea +{ + padding: 0px; + margin: 0px; + width: 100%; + border-bottom: 1px solid #5072B7; +} + +.image +{ + text-align: center; +} + +.dotgraph +{ + text-align: center; +} + +.mscgraph +{ + text-align: center; +} + +.caption +{ + font-weight: bold; +} + +div.zoom +{ + border: 1px solid #8EA4D0; +} + +dl.citelist { + margin-bottom:50px; +} + +dl.citelist dt { + color:#314877; + float:left; + font-weight:bold; + margin-right:10px; + padding:5px; +} + +dl.citelist dd { + margin:2px 0; + padding:5px 0; +} + +div.toc { + padding: 14px 25px; + background-color: #F4F6FA; + border: 1px solid #D7DFEE; + border-radius: 7px 7px 7px 7px; + float: right; + height: auto; + margin: 0 20px 10px 10px; + width: 200px; +} + +div.toc li { + background: url("bdwn.png") no-repeat scroll 0 5px transparent; + font: 10px/1.2 Verdana,DejaVu Sans,Geneva,sans-serif; + margin-top: 5px; + padding-left: 10px; + padding-top: 2px; +} + +div.toc h3 { + font: bold 12px/1.2 Arial,FreeSans,sans-serif; + color: #4464A5; + border-bottom: 0 none; + margin: 0; +} + +div.toc ul { + list-style: none outside none; + border: medium none; + padding: 0px; +} + +div.toc li.level1 { + margin-left: 0px; +} + +div.toc li.level2 { + margin-left: 15px; +} + +div.toc li.level3 { + margin-left: 30px; +} + +div.toc li.level4 { + margin-left: 45px; +} + +.inherit_header { + font-weight: bold; + color: gray; + cursor: pointer; + -webkit-touch-callout: none; + -webkit-user-select: none; + -khtml-user-select: none; + -moz-user-select: none; + -ms-user-select: none; + user-select: none; +} + +.inherit_header td { + padding: 6px 0px 2px 5px; +} + +.inherit { + display: none; +} + +tr.heading h2 { + margin-top: 12px; + margin-bottom: 4px; +} + +@media print +{ + #top { display: none; } + #side-nav { display: none; } + #nav-path { display: none; } + body { overflow:visible; } + h1, h2, h3, h4, h5, h6 { page-break-after: avoid; } + .summary { display: none; } + .memitem { page-break-inside: avoid; } + #doc-content + { + margin-left:0 !important; + height:auto !important; + width:auto !important; + overflow:inherit; + display:inline; + } +} + diff --git a/docs/DSP/html/dct4FormatsQ15Table.gif b/docs/DSP/html/dct4FormatsQ15Table.gif new file mode 100644 index 0000000..050999c Binary files /dev/null and b/docs/DSP/html/dct4FormatsQ15Table.gif differ diff --git a/docs/DSP/html/dct4FormatsQ31Table.gif b/docs/DSP/html/dct4FormatsQ31Table.gif new file mode 100644 index 0000000..7491187 Binary files /dev/null and b/docs/DSP/html/dct4FormatsQ31Table.gif differ diff --git a/docs/DSP/html/dct4NormalizingF32Table.gif b/docs/DSP/html/dct4NormalizingF32Table.gif new file mode 100644 index 0000000..f3536b8 Binary files /dev/null and b/docs/DSP/html/dct4NormalizingF32Table.gif differ diff --git a/docs/DSP/html/dct4NormalizingQ15Table.gif b/docs/DSP/html/dct4NormalizingQ15Table.gif new file mode 100644 index 0000000..625a418 Binary files /dev/null and b/docs/DSP/html/dct4NormalizingQ15Table.gif differ diff --git a/docs/DSP/html/dct4NormalizingQ31Table.gif b/docs/DSP/html/dct4NormalizingQ31Table.gif new file mode 100644 index 0000000..22d1f65 Binary files /dev/null and b/docs/DSP/html/dct4NormalizingQ31Table.gif differ diff --git a/docs/DSP/html/deprecated.html b/docs/DSP/html/deprecated.html new file mode 100644 index 0000000..fbb7b74 --- /dev/null +++ b/docs/DSP/html/deprecated.html @@ -0,0 +1,273 @@ + + + + + +Deprecated List +CMSIS-DSP: Deprecated List + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
Deprecated List
+
+
+
+
Global arm_cfft_radix2_f32 (const arm_cfft_radix2_instance_f32 *S, float32_t *pSrc)
+
Do not use this function. It has been superseded by arm_cfft_f32 and will be removed in the future.
Parameters
+ + + +
[in]*Spoints to an instance of the floating-point Radix-2 CFFT/CIFFT structure.
[in,out]*pSrcpoints to the complex data buffer of size 2*fftLen. Processing occurs in-place.
+
+
+
Returns
none.
+
+
Global arm_cfft_radix2_init_f32 (arm_cfft_radix2_instance_f32 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
+
Do not use this function. It has been superseded by arm_cfft_f32 and will be removed in the future.
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the floating-point CFFT/CIFFT structure.
[in]fftLenlength of the FFT.
[in]ifftFlagflag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform.
[in]bitReverseFlagflag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLen is not a supported value.
+
+
Global arm_cfft_radix2_init_q15 (arm_cfft_radix2_instance_q15 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
+
Do not use this function. It has been superseded by arm_cfft_q15 and will be removed
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the Q15 CFFT/CIFFT structure.
[in]fftLenlength of the FFT.
[in]ifftFlagflag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform.
[in]bitReverseFlagflag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLen is not a supported value.
+
+
Global arm_cfft_radix2_init_q31 (arm_cfft_radix2_instance_q31 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
+
Do not use this function. It has been superseded by arm_cfft_q31 and will be removed
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the Q31 CFFT/CIFFT structure.
[in]fftLenlength of the FFT.
[in]ifftFlagflag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform.
[in]bitReverseFlagflag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLen is not a supported value.
+
+
Global arm_cfft_radix2_q15 (const arm_cfft_radix2_instance_q15 *S, q15_t *pSrc)
+
Do not use this function. It has been superseded by arm_cfft_q15 and will be removed
Parameters
+ + + +
[in]*Spoints to an instance of the fixed-point CFFT/CIFFT structure.
[in,out]*pSrcpoints to the complex data buffer of size 2*fftLen. Processing occurs in-place.
+
+
+
Returns
none.
+
+
Global arm_cfft_radix2_q31 (const arm_cfft_radix2_instance_q31 *S, q31_t *pSrc)
+
Do not use this function. It has been superseded by arm_cfft_q31 and will be removed
Parameters
+ + + +
[in]*Spoints to an instance of the fixed-point CFFT/CIFFT structure.
[in,out]*pSrcpoints to the complex data buffer of size 2*fftLen. Processing occurs in-place.
+
+
+
Returns
none.
+
+
Global arm_cfft_radix4_f32 (const arm_cfft_radix4_instance_f32 *S, float32_t *pSrc)
+
Do not use this function. It has been superseded by arm_cfft_f32 and will be removed in the future.
Parameters
+ + + +
[in]*Spoints to an instance of the floating-point Radix-4 CFFT/CIFFT structure.
[in,out]*pSrcpoints to the complex data buffer of size 2*fftLen. Processing occurs in-place.
+
+
+
Returns
none.
+
+
Global arm_cfft_radix4_init_f32 (arm_cfft_radix4_instance_f32 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
+
Do not use this function. It has been superceded by arm_cfft_f32 and will be removed in the future.
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the floating-point CFFT/CIFFT structure.
[in]fftLenlength of the FFT.
[in]ifftFlagflag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform.
[in]bitReverseFlagflag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLen is not a supported value.
+
+
Global arm_cfft_radix4_init_q15 (arm_cfft_radix4_instance_q15 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
+
Do not use this function. It has been superseded by arm_cfft_q15 and will be removed
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the Q15 CFFT/CIFFT structure.
[in]fftLenlength of the FFT.
[in]ifftFlagflag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform.
[in]bitReverseFlagflag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLen is not a supported value.
+
+
Global arm_cfft_radix4_init_q31 (arm_cfft_radix4_instance_q31 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
+
Do not use this function. It has been superseded by arm_cfft_q31 and will be removed
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the Q31 CFFT/CIFFT structure.
[in]fftLenlength of the FFT.
[in]ifftFlagflag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform.
[in]bitReverseFlagflag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLen is not a supported value.
+
+
Global arm_cfft_radix4_q15 (const arm_cfft_radix4_instance_q15 *S, q15_t *pSrc)
+
Do not use this function. It has been superseded by arm_cfft_q15 and will be removed
Parameters
+ + + +
[in]*Spoints to an instance of the Q15 CFFT/CIFFT structure.
[in,out]*pSrcpoints to the complex data buffer. Processing occurs in-place.
+
+
+
Returns
none.
+
+
Global arm_cfft_radix4_q31 (const arm_cfft_radix4_instance_q31 *S, q31_t *pSrc)
+
Do not use this function. It has been superseded by arm_cfft_q31 and will be removed
Parameters
+ + + +
[in]*Spoints to an instance of the Q31 CFFT/CIFFT structure.
[in,out]*pSrcpoints to the complex data buffer of size 2*fftLen. Processing occurs in-place.
+
+
+
Returns
none.
+
+
Global arm_rfft_f32 (const arm_rfft_instance_f32 *S, float32_t *pSrc, float32_t *pDst)
+
Do not use this function. It has been superceded by arm_rfft_fast_f32 and will be removed in the future.
Parameters
+ + + + +
[in]*Spoints to an instance of the floating-point RFFT/RIFFT structure.
[in]*pSrcpoints to the input buffer.
[out]*pDstpoints to the output buffer.
+
+
+
Returns
none.
+
+
+
+
+ + + + diff --git a/docs/DSP/html/dir_1170e6dac28fddf4fdc874a585bf14d6.html b/docs/DSP/html/dir_1170e6dac28fddf4fdc874a585bf14d6.html new file mode 100644 index 0000000..0a08b63 --- /dev/null +++ b/docs/DSP/html/dir_1170e6dac28fddf4fdc874a585bf14d6.html @@ -0,0 +1,135 @@ + + + + + +arm_variance_example Directory Reference +CMSIS-DSP: arm_variance_example Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_variance_example Directory Reference
+
+
+ + + + +

+Files

file  arm_variance_example_f32.c
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_17f4c3c4a1c8e5f7adccdfcc8daad256.html b/docs/DSP/html/dir_17f4c3c4a1c8e5f7adccdfcc8daad256.html new file mode 100644 index 0000000..6c1f62e --- /dev/null +++ b/docs/DSP/html/dir_17f4c3c4a1c8e5f7adccdfcc8daad256.html @@ -0,0 +1,135 @@ + + + + + +arm_dotproduct_example Directory Reference +CMSIS-DSP: arm_dotproduct_example Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_dotproduct_example Directory Reference
+
+
+ + + + +

+Files

file  arm_dotproduct_example_f32.c
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_2dfacf8e98c40fbe6b43e4f379522b9d.html b/docs/DSP/html/dir_2dfacf8e98c40fbe6b43e4f379522b9d.html new file mode 100644 index 0000000..771aba5 --- /dev/null +++ b/docs/DSP/html/dir_2dfacf8e98c40fbe6b43e4f379522b9d.html @@ -0,0 +1,135 @@ + + + + + +arm_class_marks_example Directory Reference +CMSIS-DSP: arm_class_marks_example Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_class_marks_example Directory Reference
+
+
+ + + + +

+Files

file  arm_class_marks_example_f32.c
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_3c115b2b6137a19040f05baba5bbe4bb.html b/docs/DSP/html/dir_3c115b2b6137a19040f05baba5bbe4bb.html new file mode 100644 index 0000000..a7b3c8c --- /dev/null +++ b/docs/DSP/html/dir_3c115b2b6137a19040f05baba5bbe4bb.html @@ -0,0 +1,135 @@ + + + + + +arm_sin_cos_example Directory Reference +CMSIS-DSP: arm_sin_cos_example Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_sin_cos_example Directory Reference
+
+
+ + + + +

+Files

file  arm_sin_cos_example_f32.c
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_4686057ebfd09ff788c87e22ea0e3543.html b/docs/DSP/html/dir_4686057ebfd09ff788c87e22ea0e3543.html new file mode 100644 index 0000000..c08c3e2 --- /dev/null +++ b/docs/DSP/html/dir_4686057ebfd09ff788c87e22ea0e3543.html @@ -0,0 +1,331 @@ + + + + + +FilteringFunctions Directory Reference +CMSIS-DSP: FilteringFunctions Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
FilteringFunctions Directory Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Files

file  arm_biquad_cascade_df1_32x64_init_q31.c
 
file  arm_biquad_cascade_df1_32x64_q31.c
 
file  arm_biquad_cascade_df1_f32.c
 
file  arm_biquad_cascade_df1_fast_q15.c
 
file  arm_biquad_cascade_df1_fast_q31.c
 
file  arm_biquad_cascade_df1_init_f32.c
 
file  arm_biquad_cascade_df1_init_q15.c
 
file  arm_biquad_cascade_df1_init_q31.c
 
file  arm_biquad_cascade_df1_q15.c
 
file  arm_biquad_cascade_df1_q31.c
 
file  arm_biquad_cascade_df2T_f32.c
 
file  arm_biquad_cascade_df2T_f64.c
 
file  arm_biquad_cascade_df2T_init_f32.c
 
file  arm_biquad_cascade_df2T_init_f64.c
 
file  arm_biquad_cascade_stereo_df2T_f32.c
 
file  arm_biquad_cascade_stereo_df2T_init_f32.c
 
file  arm_conv_f32.c
 
file  arm_conv_fast_opt_q15.c
 
file  arm_conv_fast_q15.c
 
file  arm_conv_fast_q31.c
 
file  arm_conv_opt_q15.c
 
file  arm_conv_opt_q7.c
 
file  arm_conv_partial_f32.c
 
file  arm_conv_partial_fast_opt_q15.c
 
file  arm_conv_partial_fast_q15.c
 
file  arm_conv_partial_fast_q31.c
 
file  arm_conv_partial_opt_q15.c
 
file  arm_conv_partial_opt_q7.c
 
file  arm_conv_partial_q15.c
 
file  arm_conv_partial_q31.c
 
file  arm_conv_partial_q7.c
 
file  arm_conv_q15.c
 
file  arm_conv_q31.c
 
file  arm_conv_q7.c
 
file  arm_correlate_f32.c
 
file  arm_correlate_fast_opt_q15.c
 
file  arm_correlate_fast_q15.c
 
file  arm_correlate_fast_q31.c
 
file  arm_correlate_opt_q15.c
 
file  arm_correlate_opt_q7.c
 
file  arm_correlate_q15.c
 
file  arm_correlate_q31.c
 
file  arm_correlate_q7.c
 
file  arm_fir_decimate_f32.c
 
file  arm_fir_decimate_fast_q15.c
 
file  arm_fir_decimate_fast_q31.c
 
file  arm_fir_decimate_init_f32.c
 
file  arm_fir_decimate_init_q15.c
 
file  arm_fir_decimate_init_q31.c
 
file  arm_fir_decimate_q15.c
 
file  arm_fir_decimate_q31.c
 
file  arm_fir_f32.c
 
file  arm_fir_fast_q15.c
 
file  arm_fir_fast_q31.c
 
file  arm_fir_init_f32.c
 
file  arm_fir_init_q15.c
 
file  arm_fir_init_q31.c
 
file  arm_fir_init_q7.c
 
file  arm_fir_interpolate_f32.c
 
file  arm_fir_interpolate_init_f32.c
 
file  arm_fir_interpolate_init_q15.c
 
file  arm_fir_interpolate_init_q31.c
 
file  arm_fir_interpolate_q15.c
 
file  arm_fir_interpolate_q31.c
 
file  arm_fir_lattice_f32.c
 
file  arm_fir_lattice_init_f32.c
 
file  arm_fir_lattice_init_q15.c
 
file  arm_fir_lattice_init_q31.c
 
file  arm_fir_lattice_q15.c
 
file  arm_fir_lattice_q31.c
 
file  arm_fir_q15.c
 
file  arm_fir_q31.c
 
file  arm_fir_q7.c
 
file  arm_fir_sparse_f32.c
 
file  arm_fir_sparse_init_f32.c
 
file  arm_fir_sparse_init_q15.c
 
file  arm_fir_sparse_init_q31.c
 
file  arm_fir_sparse_init_q7.c
 
file  arm_fir_sparse_q15.c
 
file  arm_fir_sparse_q31.c
 
file  arm_fir_sparse_q7.c
 
file  arm_iir_lattice_f32.c
 
file  arm_iir_lattice_init_f32.c
 
file  arm_iir_lattice_init_q15.c
 
file  arm_iir_lattice_init_q31.c
 
file  arm_iir_lattice_q15.c
 
file  arm_iir_lattice_q31.c
 
file  arm_lms_f32.c
 
file  arm_lms_init_f32.c
 
file  arm_lms_init_q15.c
 
file  arm_lms_init_q31.c
 
file  arm_lms_norm_f32.c
 
file  arm_lms_norm_init_f32.c
 
file  arm_lms_norm_init_q15.c
 
file  arm_lms_norm_init_q31.c
 
file  arm_lms_norm_q15.c
 
file  arm_lms_norm_q31.c
 
file  arm_lms_q15.c
 
file  arm_lms_q31.c
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_562f151f187819373d848c62a25ba73f.html b/docs/DSP/html/dir_562f151f187819373d848c62a25ba73f.html new file mode 100644 index 0000000..6d5d052 --- /dev/null +++ b/docs/DSP/html/dir_562f151f187819373d848c62a25ba73f.html @@ -0,0 +1,173 @@ + + + + + +SupportFunctions Directory Reference +CMSIS-DSP: SupportFunctions Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
SupportFunctions Directory Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Files

file  arm_copy_f32.c
 
file  arm_copy_q15.c
 
file  arm_copy_q31.c
 
file  arm_copy_q7.c
 
file  arm_fill_f32.c
 
file  arm_fill_q15.c
 
file  arm_fill_q31.c
 
file  arm_fill_q7.c
 
file  arm_float_to_q15.c
 
file  arm_float_to_q31.c
 
file  arm_float_to_q7.c
 
file  arm_q15_to_float.c
 
file  arm_q15_to_q31.c
 
file  arm_q15_to_q7.c
 
file  arm_q31_to_float.c
 
file  arm_q31_to_q15.c
 
file  arm_q31_to_q7.c
 
file  arm_q7_to_float.c
 
file  arm_q7_to_q15.c
 
file  arm_q7_to_q31.c
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_650d82db24a6311fa7658fced19ae149.html b/docs/DSP/html/dir_650d82db24a6311fa7658fced19ae149.html new file mode 100644 index 0000000..13f8d90 --- /dev/null +++ b/docs/DSP/html/dir_650d82db24a6311fa7658fced19ae149.html @@ -0,0 +1,139 @@ + + + + + +DSP Directory Reference +CMSIS-DSP: DSP Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
DSP Directory Reference
+
+
+ + + + + + + + +

+Directories

directory  Examples
 
directory  Include
 
directory  Source
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_68360bf40d8d7020a2d63dffc5ff3fbe.html b/docs/DSP/html/dir_68360bf40d8d7020a2d63dffc5ff3fbe.html new file mode 100644 index 0000000..96c728e --- /dev/null +++ b/docs/DSP/html/dir_68360bf40d8d7020a2d63dffc5ff3fbe.html @@ -0,0 +1,137 @@ + + + + + +arm_fft_bin_example Directory Reference +CMSIS-DSP: arm_fft_bin_example Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_fft_bin_example Directory Reference
+
+
+ + + + + + +

+Files

file  arm_fft_bin_data.c
 
file  arm_fft_bin_example_f32.c
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_693482090d3a79198386acaa7ef7c6b2.html b/docs/DSP/html/dir_693482090d3a79198386acaa7ef7c6b2.html new file mode 100644 index 0000000..9499761 --- /dev/null +++ b/docs/DSP/html/dir_693482090d3a79198386acaa7ef7c6b2.html @@ -0,0 +1,141 @@ + + + + + +arm_graphic_equalizer_example Directory Reference +CMSIS-DSP: arm_graphic_equalizer_example Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_graphic_equalizer_example Directory Reference
+
+
+ + + + + + + + + + +

+Files

file  arm_graphic_equalizer_data.c
 
file  arm_graphic_equalizer_example_q31.c
 
file  arm_graphic_equalizer_example/math_helper.c
 
file  arm_graphic_equalizer_example/math_helper.h
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_a3413d16a2695ab37a70c8c03c616c68.html b/docs/DSP/html/dir_a3413d16a2695ab37a70c8c03c616c68.html new file mode 100644 index 0000000..ba2b1be --- /dev/null +++ b/docs/DSP/html/dir_a3413d16a2695ab37a70c8c03c616c68.html @@ -0,0 +1,169 @@ + + + + + +ComplexMathFunctions Directory Reference +CMSIS-DSP: ComplexMathFunctions Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
ComplexMathFunctions Directory Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Files

file  arm_cmplx_conj_f32.c
 
file  arm_cmplx_conj_q15.c
 
file  arm_cmplx_conj_q31.c
 
file  arm_cmplx_dot_prod_f32.c
 
file  arm_cmplx_dot_prod_q15.c
 
file  arm_cmplx_dot_prod_q31.c
 
file  arm_cmplx_mag_f32.c
 
file  arm_cmplx_mag_q15.c
 
file  arm_cmplx_mag_q31.c
 
file  arm_cmplx_mag_squared_f32.c
 
file  arm_cmplx_mag_squared_q15.c
 
file  arm_cmplx_mag_squared_q31.c
 
file  arm_cmplx_mult_cmplx_f32.c
 
file  arm_cmplx_mult_cmplx_q15.c
 
file  arm_cmplx_mult_cmplx_q31.c
 
file  arm_cmplx_mult_real_f32.c
 
file  arm_cmplx_mult_real_q15.c
 
file  arm_cmplx_mult_real_q31.c
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_a60f901a1a7665a0737ec2a3f2ba0d4e.html b/docs/DSP/html/dir_a60f901a1a7665a0737ec2a3f2ba0d4e.html new file mode 100644 index 0000000..2363f87 --- /dev/null +++ b/docs/DSP/html/dir_a60f901a1a7665a0737ec2a3f2ba0d4e.html @@ -0,0 +1,139 @@ + + + + + +Include Directory Reference +CMSIS-DSP: Include Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
Include Directory Reference
+
+
+ + + + + + + + +

+Files

file  arm_common_tables.h
 
file  arm_const_structs.h
 
file  arm_math.h
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_a7aea38f75b0edaf61d4d95d1f19ac9f.html b/docs/DSP/html/dir_a7aea38f75b0edaf61d4d95d1f19ac9f.html new file mode 100644 index 0000000..9631a6a --- /dev/null +++ b/docs/DSP/html/dir_a7aea38f75b0edaf61d4d95d1f19ac9f.html @@ -0,0 +1,149 @@ + + + + + +FastMathFunctions Directory Reference +CMSIS-DSP: FastMathFunctions Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
FastMathFunctions Directory Reference
+
+
+ + + + + + + + + + + + + + + + + + +

+Files

file  arm_cos_f32.c
 
file  arm_cos_q15.c
 
file  arm_cos_q31.c
 
file  arm_sin_f32.c
 
file  arm_sin_q15.c
 
file  arm_sin_q31.c
 
file  arm_sqrt_q15.c
 
file  arm_sqrt_q31.c
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_abd1d8a41d439a254a6d729f0d888b04.html b/docs/DSP/html/dir_abd1d8a41d439a254a6d729f0d888b04.html new file mode 100644 index 0000000..c24d845 --- /dev/null +++ b/docs/DSP/html/dir_abd1d8a41d439a254a6d729f0d888b04.html @@ -0,0 +1,135 @@ + + + + + +Examples Directory Reference +CMSIS-DSP: Examples Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
Examples Directory Reference
+
+
+ + + + +

+Directories

directory  ARM
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_ae37ae87b9b72905e94a2ae43aaff3a6.html b/docs/DSP/html/dir_ae37ae87b9b72905e94a2ae43aaff3a6.html new file mode 100644 index 0000000..eaa4ba3 --- /dev/null +++ b/docs/DSP/html/dir_ae37ae87b9b72905e94a2ae43aaff3a6.html @@ -0,0 +1,183 @@ + + + + + +MatrixFunctions Directory Reference +CMSIS-DSP: MatrixFunctions Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
MatrixFunctions Directory Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Files

file  arm_mat_add_f32.c
 
file  arm_mat_add_q15.c
 
file  arm_mat_add_q31.c
 
file  arm_mat_cmplx_mult_f32.c
 
file  arm_mat_cmplx_mult_q15.c
 
file  arm_mat_cmplx_mult_q31.c
 
file  arm_mat_init_f32.c
 
file  arm_mat_init_q15.c
 
file  arm_mat_init_q31.c
 
file  arm_mat_inverse_f32.c
 
file  arm_mat_inverse_f64.c
 
file  arm_mat_mult_f32.c
 
file  arm_mat_mult_fast_q15.c
 
file  arm_mat_mult_fast_q31.c
 
file  arm_mat_mult_q15.c
 
file  arm_mat_mult_q31.c
 
file  arm_mat_scale_f32.c
 
file  arm_mat_scale_q15.c
 
file  arm_mat_scale_q31.c
 
file  arm_mat_sub_f32.c
 
file  arm_mat_sub_q15.c
 
file  arm_mat_sub_q31.c
 
file  arm_mat_trans_f32.c
 
file  arm_mat_trans_q15.c
 
file  arm_mat_trans_q31.c
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_b20befc9106ee721a20d5e80599f43ba.html b/docs/DSP/html/dir_b20befc9106ee721a20d5e80599f43ba.html new file mode 100644 index 0000000..f8076a8 --- /dev/null +++ b/docs/DSP/html/dir_b20befc9106ee721a20d5e80599f43ba.html @@ -0,0 +1,139 @@ + + + + + +arm_convolution_example Directory Reference +CMSIS-DSP: arm_convolution_example Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_convolution_example Directory Reference
+
+
+ + + + + + + + +

+Files

file  arm_convolution_example_f32.c
 
file  arm_convolution_example/math_helper.c
 
file  arm_convolution_example/math_helper.h
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_cab95e0391c67daec1019df34d95a470.html b/docs/DSP/html/dir_cab95e0391c67daec1019df34d95a470.html new file mode 100644 index 0000000..2fee1b2 --- /dev/null +++ b/docs/DSP/html/dir_cab95e0391c67daec1019df34d95a470.html @@ -0,0 +1,203 @@ + + + + + +BasicMathFunctions Directory Reference +CMSIS-DSP: BasicMathFunctions Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
BasicMathFunctions Directory Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Files

file  arm_abs_f32.c
 
file  arm_abs_q15.c
 
file  arm_abs_q31.c
 
file  arm_abs_q7.c
 
file  arm_add_f32.c
 
file  arm_add_q15.c
 
file  arm_add_q31.c
 
file  arm_add_q7.c
 
file  arm_dot_prod_f32.c
 
file  arm_dot_prod_q15.c
 
file  arm_dot_prod_q31.c
 
file  arm_dot_prod_q7.c
 
file  arm_mult_f32.c
 
file  arm_mult_q15.c
 
file  arm_mult_q31.c
 
file  arm_mult_q7.c
 
file  arm_negate_f32.c
 
file  arm_negate_q15.c
 
file  arm_negate_q31.c
 
file  arm_negate_q7.c
 
file  arm_offset_f32.c
 
file  arm_offset_q15.c
 
file  arm_offset_q31.c
 
file  arm_offset_q7.c
 
file  arm_scale_f32.c
 
file  arm_scale_q15.c
 
file  arm_scale_q31.c
 
file  arm_scale_q7.c
 
file  arm_shift_q15.c
 
file  arm_shift_q31.c
 
file  arm_shift_q7.c
 
file  arm_sub_f32.c
 
file  arm_sub_q15.c
 
file  arm_sub_q31.c
 
file  arm_sub_q7.c
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_cb79679bd7d585e2e3c8a1b12a7b28d8.html b/docs/DSP/html/dir_cb79679bd7d585e2e3c8a1b12a7b28d8.html new file mode 100644 index 0000000..df289da --- /dev/null +++ b/docs/DSP/html/dir_cb79679bd7d585e2e3c8a1b12a7b28d8.html @@ -0,0 +1,183 @@ + + + + + +StatisticsFunctions Directory Reference +CMSIS-DSP: StatisticsFunctions Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
StatisticsFunctions Directory Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Files

file  arm_max_f32.c
 
file  arm_max_q15.c
 
file  arm_max_q31.c
 
file  arm_max_q7.c
 
file  arm_mean_f32.c
 
file  arm_mean_q15.c
 
file  arm_mean_q31.c
 
file  arm_mean_q7.c
 
file  arm_min_f32.c
 
file  arm_min_q15.c
 
file  arm_min_q31.c
 
file  arm_min_q7.c
 
file  arm_power_f32.c
 
file  arm_power_q15.c
 
file  arm_power_q31.c
 
file  arm_power_q7.c
 
file  arm_rms_f32.c
 
file  arm_rms_q15.c
 
file  arm_rms_q31.c
 
file  arm_std_f32.c
 
file  arm_std_q15.c
 
file  arm_std_q31.c
 
file  arm_var_f32.c
 
file  arm_var_q15.c
 
file  arm_var_q31.c
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_cf3b734d050ceea02fbfb06f215bbc8f.html b/docs/DSP/html/dir_cf3b734d050ceea02fbfb06f215bbc8f.html new file mode 100644 index 0000000..25cc330 --- /dev/null +++ b/docs/DSP/html/dir_cf3b734d050ceea02fbfb06f215bbc8f.html @@ -0,0 +1,153 @@ + + + + + +Source Directory Reference +CMSIS-DSP: Source Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
Source Directory Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + +

+Directories

directory  BasicMathFunctions
 
directory  CommonTables
 
directory  ComplexMathFunctions
 
directory  ControllerFunctions
 
directory  FastMathFunctions
 
directory  FilteringFunctions
 
directory  MatrixFunctions
 
directory  StatisticsFunctions
 
directory  SupportFunctions
 
directory  TransformFunctions
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_d47fe067fda502b2aac97b7803894821.html b/docs/DSP/html/dir_d47fe067fda502b2aac97b7803894821.html new file mode 100644 index 0000000..919df7c --- /dev/null +++ b/docs/DSP/html/dir_d47fe067fda502b2aac97b7803894821.html @@ -0,0 +1,141 @@ + + + + + +arm_fir_example Directory Reference +CMSIS-DSP: arm_fir_example Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_fir_example Directory Reference
+
+
+ + + + + + + + + + +

+Files

file  arm_fir_data.c
 
file  arm_fir_example_f32.c
 
file  arm_fir_example/math_helper.c
 
file  arm_fir_example/math_helper.h
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_dd8be1de2cb2fdb097bade8f148f6c3f.html b/docs/DSP/html/dir_dd8be1de2cb2fdb097bade8f148f6c3f.html new file mode 100644 index 0000000..fbbee32 --- /dev/null +++ b/docs/DSP/html/dir_dd8be1de2cb2fdb097bade8f148f6c3f.html @@ -0,0 +1,155 @@ + + + + + +ARM Directory Reference +CMSIS-DSP: ARM Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
ARM Directory Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + +

+Directories

directory  arm_class_marks_example
 
directory  arm_convolution_example
 
directory  arm_dotproduct_example
 
directory  arm_fft_bin_example
 
directory  arm_fir_example
 
directory  arm_graphic_equalizer_example
 
directory  arm_linear_interp_example
 
directory  arm_matrix_example
 
directory  arm_signal_converge_example
 
directory  arm_sin_cos_example
 
directory  arm_variance_example
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_ddac112016d6de7a55521e85603e9644.html b/docs/DSP/html/dir_ddac112016d6de7a55521e85603e9644.html new file mode 100644 index 0000000..9d8d950 --- /dev/null +++ b/docs/DSP/html/dir_ddac112016d6de7a55521e85603e9644.html @@ -0,0 +1,139 @@ + + + + + +arm_matrix_example Directory Reference +CMSIS-DSP: arm_matrix_example Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_matrix_example Directory Reference
+
+
+ + + + + + + + +

+Files

file  arm_matrix_example_f32.c
 
file  arm_matrix_example/math_helper.c
 
file  arm_matrix_example/math_helper.h
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_e69703b6e48666328a369b2a39b5e8f2.html b/docs/DSP/html/dir_e69703b6e48666328a369b2a39b5e8f2.html new file mode 100644 index 0000000..d39a134 --- /dev/null +++ b/docs/DSP/html/dir_e69703b6e48666328a369b2a39b5e8f2.html @@ -0,0 +1,137 @@ + + + + + +CommonTables Directory Reference +CMSIS-DSP: CommonTables Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
CommonTables Directory Reference
+
+
+ + + + + + +

+Files

file  arm_common_tables.c
 
file  arm_const_structs.c
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_ef818d145b5ec6db038e10b22abefd0e.html b/docs/DSP/html/dir_ef818d145b5ec6db038e10b22abefd0e.html new file mode 100644 index 0000000..540fbc5 --- /dev/null +++ b/docs/DSP/html/dir_ef818d145b5ec6db038e10b22abefd0e.html @@ -0,0 +1,149 @@ + + + + + +ControllerFunctions Directory Reference +CMSIS-DSP: ControllerFunctions Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
ControllerFunctions Directory Reference
+
+
+ + + + + + + + + + + + + + + + + + +

+Files

file  arm_pid_init_f32.c
 
file  arm_pid_init_q15.c
 
file  arm_pid_init_q31.c
 
file  arm_pid_reset_f32.c
 
file  arm_pid_reset_q15.c
 
file  arm_pid_reset_q31.c
 
file  arm_sin_cos_f32.c
 
file  arm_sin_cos_q31.c
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_f7b1dad887759bfadf83e5e1cd802011.html b/docs/DSP/html/dir_f7b1dad887759bfadf83e5e1cd802011.html new file mode 100644 index 0000000..a94b19d --- /dev/null +++ b/docs/DSP/html/dir_f7b1dad887759bfadf83e5e1cd802011.html @@ -0,0 +1,141 @@ + + + + + +arm_signal_converge_example Directory Reference +CMSIS-DSP: arm_signal_converge_example Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_signal_converge_example Directory Reference
+
+
+ + + + + + + + + + +

+Files

file  arm_signal_converge_data.c
 
file  arm_signal_converge_example_f32.c
 
file  arm_signal_converge_example/math_helper.c
 
file  arm_signal_converge_example/math_helper.h
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_f93595924be31e3058e32faa649f9f3e.html b/docs/DSP/html/dir_f93595924be31e3058e32faa649f9f3e.html new file mode 100644 index 0000000..6a180f8 --- /dev/null +++ b/docs/DSP/html/dir_f93595924be31e3058e32faa649f9f3e.html @@ -0,0 +1,195 @@ + + + + + +TransformFunctions Directory Reference +CMSIS-DSP: TransformFunctions Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
TransformFunctions Directory Reference
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Files

file  arm_bitreversal.c
 
file  arm_cfft_f32.c
 
file  arm_cfft_q15.c
 
file  arm_cfft_q31.c
 
file  arm_cfft_radix2_f32.c
 
file  arm_cfft_radix2_init_f32.c
 
file  arm_cfft_radix2_init_q15.c
 
file  arm_cfft_radix2_init_q31.c
 
file  arm_cfft_radix2_q15.c
 
file  arm_cfft_radix2_q31.c
 
file  arm_cfft_radix4_f32.c
 
file  arm_cfft_radix4_init_f32.c
 
file  arm_cfft_radix4_init_q15.c
 
file  arm_cfft_radix4_init_q31.c
 
file  arm_cfft_radix4_q15.c
 
file  arm_cfft_radix4_q31.c
 
file  arm_cfft_radix8_f32.c
 
file  arm_dct4_f32.c
 
file  arm_dct4_init_f32.c
 
file  arm_dct4_init_q15.c
 
file  arm_dct4_init_q31.c
 
file  arm_dct4_q15.c
 
file  arm_dct4_q31.c
 
file  arm_rfft_f32.c
 
file  arm_rfft_fast_f32.c
 
file  arm_rfft_fast_init_f32.c
 
file  arm_rfft_init_f32.c
 
file  arm_rfft_init_q15.c
 
file  arm_rfft_init_q31.c
 
file  arm_rfft_q15.c
 
file  arm_rfft_q31.c
 
+
+
+ + + + diff --git a/docs/DSP/html/dir_fa13912dcbdb74d4eda31d75ef895c4f.html b/docs/DSP/html/dir_fa13912dcbdb74d4eda31d75ef895c4f.html new file mode 100644 index 0000000..aede5e7 --- /dev/null +++ b/docs/DSP/html/dir_fa13912dcbdb74d4eda31d75ef895c4f.html @@ -0,0 +1,141 @@ + + + + + +arm_linear_interp_example Directory Reference +CMSIS-DSP: arm_linear_interp_example Directory Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
arm_linear_interp_example Directory Reference
+
+
+ + + + + + + + + + +

+Files

file  arm_linear_interp_data.c
 
file  arm_linear_interp_example_f32.c
 
file  arm_linear_interp_example/math_helper.c
 
file  arm_linear_interp_example/math_helper.h
 
+
+
+ + + + diff --git a/docs/DSP/html/dotProduct.gif b/docs/DSP/html/dotProduct.gif new file mode 100644 index 0000000..7a3af28 Binary files /dev/null and b/docs/DSP/html/dotProduct.gif differ diff --git a/docs/DSP/html/doxygen.css b/docs/DSP/html/doxygen.css new file mode 100644 index 0000000..f0f36f8 --- /dev/null +++ b/docs/DSP/html/doxygen.css @@ -0,0 +1,1366 @@ +/* The standard CSS for doxygen 1.8.6 */ + +body, table, div, p, dl { + font: 400 14px/22px Roboto,sans-serif; +} + +/* @group Heading Levels */ + +h1.groupheader { + font-size: 150%; +} + +.title { + font: 400 14px/28px Roboto,sans-serif; + font-size: 150%; + font-weight: bold; + margin: 10px 2px; +} + +h2.groupheader { + border-bottom: 1px solid #879ECB; + color: #354C7B; + font-size: 150%; + font-weight: normal; + margin-top: 1.75em; + padding-top: 8px; + padding-bottom: 4px; + width: 100%; +} + +h3.groupheader { + font-size: 100%; +} + +h1, h2, h3, h4, h5, h6 { + -webkit-transition: text-shadow 0.5s linear; + -moz-transition: text-shadow 0.5s linear; + -ms-transition: text-shadow 0.5s linear; + -o-transition: text-shadow 0.5s linear; + transition: text-shadow 0.5s linear; + margin-right: 15px; +} + +h1.glow, h2.glow, h3.glow, h4.glow, h5.glow, h6.glow { + text-shadow: 0 0 15px cyan; +} + +dt { + font-weight: bold; +} + +div.multicol { + -moz-column-gap: 1em; + -webkit-column-gap: 1em; + -moz-column-count: 3; + -webkit-column-count: 3; +} + +p.startli, p.startdd { + margin-top: 2px; +} + +p.starttd { + margin-top: 0px; +} + +p.endli { + margin-bottom: 0px; +} + +p.enddd { + margin-bottom: 4px; +} + +p.endtd { + margin-bottom: 2px; +} + +/* @end */ + +caption { + font-weight: bold; +} + +span.legend { + font-size: 70%; + text-align: center; +} + +h3.version { + font-size: 90%; + text-align: center; +} + +div.qindex, div.navtab{ + background-color: #EBEFF6; + border: 1px solid #A3B4D7; + text-align: center; +} + +div.qindex, div.navpath { + width: 100%; + line-height: 140%; +} + +div.navtab { + margin-right: 15px; +} + +/* @group Link Styling */ + +a { + color: #3D578C; + font-weight: normal; + text-decoration: none; +} + +.contents a:visited { + color: #4665A2; +} + +a:hover { + text-decoration: underline; +} + +a.qindex { + font-weight: bold; +} + +a.qindexHL { + font-weight: bold; + background-color: #9CAFD4; + color: #ffffff; + border: 1px double #869DCA; +} + +.contents a.qindexHL:visited { + color: #ffffff; +} + +a.el { + font-weight: bold; +} + +a.elRef { +} + +a.code, a.code:visited, a.line, a.line:visited { + color: #4665A2; +} + +a.codeRef, a.codeRef:visited, a.lineRef, a.lineRef:visited { + color: #4665A2; +} + +/* @end */ + +dl.el { + margin-left: -1cm; +} + +pre.fragment { + border: 1px solid #C4CFE5; + background-color: #FBFCFD; + padding: 4px 6px; + margin: 4px 8px 4px 2px; + overflow: auto; + word-wrap: break-word; + font-size: 9pt; + line-height: 125%; + font-family: monospace, fixed; + font-size: 105%; +} + +div.fragment { + padding: 4px 6px; + margin: 4px 8px 4px 2px; + background-color: #FBFCFD; + border: 1px solid #C4CFE5; +} + +div.line { + font-family: monospace, fixed; + font-size: 13px; + min-height: 13px; + line-height: 1.0; + text-wrap: unrestricted; + white-space: -moz-pre-wrap; /* Moz */ + white-space: -pre-wrap; /* Opera 4-6 */ + white-space: -o-pre-wrap; /* Opera 7 */ + white-space: pre-wrap; /* CSS3 */ + word-wrap: break-word; /* IE 5.5+ */ + text-indent: -53px; + padding-left: 53px; + padding-bottom: 0px; + margin: 0px; + -webkit-transition-property: background-color, box-shadow; + -webkit-transition-duration: 0.5s; + -moz-transition-property: background-color, box-shadow; + -moz-transition-duration: 0.5s; + -ms-transition-property: background-color, box-shadow; + -ms-transition-duration: 0.5s; + -o-transition-property: background-color, box-shadow; + -o-transition-duration: 0.5s; + transition-property: background-color, box-shadow; + transition-duration: 0.5s; +} + +div.line.glow { + background-color: cyan; + box-shadow: 0 0 10px cyan; +} + + +span.lineno { + padding-right: 4px; + text-align: right; + border-right: 2px solid #0F0; + background-color: #E8E8E8; + white-space: pre; +} +span.lineno a { + background-color: #D8D8D8; +} + +span.lineno a:hover { + background-color: #C8C8C8; +} + +div.ah { + background-color: black; + font-weight: bold; + color: #ffffff; + margin-bottom: 3px; + margin-top: 3px; + padding: 0.2em; + border: solid thin #333; + border-radius: 0.5em; + -webkit-border-radius: .5em; + -moz-border-radius: .5em; + box-shadow: 2px 2px 3px #999; + -webkit-box-shadow: 2px 2px 3px #999; + -moz-box-shadow: rgba(0, 0, 0, 0.15) 2px 2px 2px; + background-image: -webkit-gradient(linear, left top, left bottom, from(#eee), to(#000),color-stop(0.3, #444)); + background-image: -moz-linear-gradient(center top, #eee 0%, #444 40%, #000); +} + +div.groupHeader { + margin-left: 16px; + margin-top: 12px; + font-weight: bold; +} + +div.groupText { + margin-left: 16px; + font-style: italic; +} + +body { + background-color: white; + color: black; + margin: 0; +} + +div.contents { + margin-top: 10px; + margin-left: 12px; + margin-right: 8px; +} + +td.indexkey { + background-color: #EBEFF6; + font-weight: bold; + border: 1px solid #C4CFE5; + margin: 2px 0px 2px 0; + padding: 2px 10px; + white-space: nowrap; + vertical-align: top; +} + +td.indexvalue { + background-color: #EBEFF6; + border: 1px solid #C4CFE5; + padding: 2px 10px; + margin: 2px 0px; +} + +tr.memlist { + background-color: #EEF1F7; +} + +p.formulaDsp { + text-align: center; +} + +img.formulaDsp { + +} + +img.formulaInl { + vertical-align: middle; +} + +div.center { + text-align: center; + margin-top: 0px; + margin-bottom: 0px; + padding: 0px; +} + +div.center img { + border: 0px; +} + +address.footer { + text-align: right; + padding-right: 12px; +} + +img.footer { + border: 0px; + vertical-align: middle; +} + +/* @group Code Colorization */ + +span.keyword { + color: #008000 +} + +span.keywordtype { + color: #604020 +} + +span.keywordflow { + color: #e08000 +} + +span.comment { + color: #800000 +} + +span.preprocessor { + color: #806020 +} + +span.stringliteral { + color: #002080 +} + +span.charliteral { + color: #008080 +} + +span.vhdldigit { + color: #ff00ff +} + +span.vhdlchar { + color: #000000 +} + +span.vhdlkeyword { + color: #700070 +} + +span.vhdllogic { + color: #ff0000 +} + +blockquote { + background-color: #F7F8FB; + border-left: 2px solid #9CAFD4; + margin: 0 24px 0 4px; + padding: 0 12px 0 16px; +} + +/* @end */ + +/* +.search { + color: #003399; + font-weight: bold; +} + +form.search { + margin-bottom: 0px; + margin-top: 0px; +} + +input.search { + font-size: 75%; + color: #000080; + font-weight: normal; + background-color: #e8eef2; +} +*/ + +td.tiny { + font-size: 75%; +} + +.dirtab { + padding: 4px; + border-collapse: collapse; + border: 1px solid #A3B4D7; +} + +th.dirtab { + background: #EBEFF6; + font-weight: bold; +} + +hr { + height: 0px; + border: none; + border-top: 1px solid #4A6AAA; +} + +hr.footer { + height: 1px; +} + +/* @group Member Descriptions */ + +table.memberdecls { + border-spacing: 0px; + padding: 0px; +} + +.memberdecls td, .fieldtable tr { + -webkit-transition-property: background-color, box-shadow; + -webkit-transition-duration: 0.5s; + -moz-transition-property: background-color, box-shadow; + -moz-transition-duration: 0.5s; + -ms-transition-property: background-color, box-shadow; + -ms-transition-duration: 0.5s; + -o-transition-property: background-color, box-shadow; + -o-transition-duration: 0.5s; + transition-property: background-color, box-shadow; + transition-duration: 0.5s; +} + +.memberdecls td.glow, .fieldtable tr.glow { + background-color: cyan; + box-shadow: 0 0 15px cyan; +} + +.mdescLeft, .mdescRight, +.memItemLeft, .memItemRight, +.memTemplItemLeft, .memTemplItemRight, .memTemplParams { + background-color: #F9FAFC; + border: none; + margin: 4px; + padding: 1px 0 0 8px; +} + +.mdescLeft, .mdescRight { + padding: 0px 8px 4px 8px; + color: #555; +} + +.memSeparator { + border-bottom: 1px solid #DEE4F0; + line-height: 1px; + margin: 0px; + padding: 0px; +} + +.memItemLeft, .memTemplItemLeft { + white-space: nowrap; +} + +.memItemRight { + width: 100%; +} + +.memTemplParams { + color: #4665A2; + white-space: nowrap; + font-size: 80%; +} + +/* @end */ + +/* @group Member Details */ + +/* Styles for detailed member documentation */ + +.memtemplate { + font-size: 80%; + color: #4665A2; + font-weight: normal; + margin-left: 9px; +} + +.memnav { + background-color: #EBEFF6; + border: 1px solid #A3B4D7; + text-align: center; + margin: 2px; + margin-right: 15px; + padding: 2px; +} + +.mempage { + width: 100%; +} + +.memitem { + padding: 0; + margin-bottom: 10px; + margin-right: 5px; + -webkit-transition: box-shadow 0.5s linear; + -moz-transition: box-shadow 0.5s linear; + -ms-transition: box-shadow 0.5s linear; + -o-transition: box-shadow 0.5s linear; + transition: box-shadow 0.5s linear; + display: table !important; + width: 100%; +} + +.memitem.glow { + box-shadow: 0 0 15px cyan; +} + +.memname { + font-weight: bold; + margin-left: 6px; +} + +.memname td { + vertical-align: bottom; +} + +.memproto, dl.reflist dt { + border-top: 1px solid #A8B8D9; + border-left: 1px solid #A8B8D9; + border-right: 1px solid #A8B8D9; + padding: 6px 0px 6px 0px; + color: #253555; + font-weight: bold; + text-shadow: 0px 1px 1px rgba(255, 255, 255, 0.9); + background-image:url('nav_f.png'); + background-repeat:repeat-x; + background-color: #E2E8F2; + /* opera specific markup */ + box-shadow: 5px 5px 5px rgba(0, 0, 0, 0.15); + border-top-right-radius: 4px; + border-top-left-radius: 4px; + /* firefox specific markup */ + -moz-box-shadow: rgba(0, 0, 0, 0.15) 5px 5px 5px; + -moz-border-radius-topright: 4px; + -moz-border-radius-topleft: 4px; + /* webkit specific markup */ + -webkit-box-shadow: 5px 5px 5px rgba(0, 0, 0, 0.15); + -webkit-border-top-right-radius: 4px; + -webkit-border-top-left-radius: 4px; + +} + +.memdoc, dl.reflist dd { + border-bottom: 1px solid #A8B8D9; + border-left: 1px solid #A8B8D9; + border-right: 1px solid #A8B8D9; + padding: 6px 10px 2px 10px; + background-color: #FBFCFD; + border-top-width: 0; + background-image:url('nav_g.png'); + background-repeat:repeat-x; + background-color: #FFFFFF; + /* opera specific markup */ + border-bottom-left-radius: 4px; + border-bottom-right-radius: 4px; + box-shadow: 5px 5px 5px rgba(0, 0, 0, 0.15); + /* firefox specific markup */ + -moz-border-radius-bottomleft: 4px; + -moz-border-radius-bottomright: 4px; + -moz-box-shadow: rgba(0, 0, 0, 0.15) 5px 5px 5px; + /* webkit specific markup */ + -webkit-border-bottom-left-radius: 4px; + -webkit-border-bottom-right-radius: 4px; + -webkit-box-shadow: 5px 5px 5px rgba(0, 0, 0, 0.15); +} + +dl.reflist dt { + padding: 5px; +} + +dl.reflist dd { + margin: 0px 0px 10px 0px; + padding: 5px; +} + +.paramkey { + text-align: right; +} + +.paramtype { + white-space: nowrap; +} + +.paramname { + color: #602020; + white-space: nowrap; +} +.paramname em { + font-style: normal; +} +.paramname code { + line-height: 14px; +} + +.params, .retval, .exception, .tparams { + margin-left: 0px; + padding-left: 0px; +} + +.params .paramname, .retval .paramname { + font-weight: bold; + vertical-align: top; +} + +.params .paramtype { + font-style: italic; + vertical-align: top; +} + +.params .paramdir { + font-family: "courier new",courier,monospace; + vertical-align: top; +} + +table.mlabels { + border-spacing: 0px; +} + +td.mlabels-left { + width: 100%; + padding: 0px; +} + +td.mlabels-right { + vertical-align: bottom; + padding: 0px; + white-space: nowrap; +} + +span.mlabels { + margin-left: 8px; +} + +span.mlabel { + background-color: #728DC1; + border-top:1px solid #5373B4; + border-left:1px solid #5373B4; + border-right:1px solid #C4CFE5; + border-bottom:1px solid #C4CFE5; + text-shadow: none; + color: white; + margin-right: 4px; + padding: 2px 3px; + border-radius: 3px; + font-size: 7pt; + white-space: nowrap; + vertical-align: middle; +} + + + +/* @end */ + +/* these are for tree view when not used as main index */ + +div.directory { + margin: 10px 0px; + border-top: 1px solid #A8B8D9; + border-bottom: 1px solid #A8B8D9; + width: 100%; +} + +.directory table { + border-collapse:collapse; +} + +.directory td { + margin: 0px; + padding: 0px; + vertical-align: top; +} + +.directory td.entry { + white-space: nowrap; + padding-right: 6px; + padding-top: 3px; +} + +.directory td.entry a { + outline:none; +} + +.directory td.entry a img { + border: none; +} + +.directory td.desc { + width: 100%; + padding-left: 6px; + padding-right: 6px; + padding-top: 3px; + border-left: 1px solid rgba(0,0,0,0.05); +} + +.directory tr.even { + padding-left: 6px; + background-color: #F7F8FB; +} + +.directory img { + vertical-align: -30%; +} + +.directory .levels { + white-space: nowrap; + width: 100%; + text-align: right; + font-size: 9pt; +} + +.directory .levels span { + cursor: pointer; + padding-left: 2px; + padding-right: 2px; + color: #3D578C; +} + +div.dynheader { + margin-top: 8px; + -webkit-touch-callout: none; + -webkit-user-select: none; + -khtml-user-select: none; + -moz-user-select: none; + -ms-user-select: none; + user-select: none; +} + +address { + font-style: normal; + color: #2A3D61; +} + +table.doxtable { + border-collapse:collapse; + margin-top: 4px; + margin-bottom: 4px; +} + +table.doxtable td, table.doxtable th { + border: 1px solid #2D4068; + padding: 3px 7px 2px; +} + +table.doxtable th { + background-color: #374F7F; + color: #FFFFFF; + font-size: 110%; + padding-bottom: 4px; + padding-top: 5px; +} + +table.fieldtable { + /*width: 100%;*/ + margin-bottom: 10px; + border: 1px solid #A8B8D9; + border-spacing: 0px; + -moz-border-radius: 4px; + -webkit-border-radius: 4px; + border-radius: 4px; + -moz-box-shadow: rgba(0, 0, 0, 0.15) 2px 2px 2px; + -webkit-box-shadow: 2px 2px 2px rgba(0, 0, 0, 0.15); + box-shadow: 2px 2px 2px rgba(0, 0, 0, 0.15); +} + +.fieldtable td, .fieldtable th { + padding: 3px 7px 2px; +} + +.fieldtable td.fieldtype, .fieldtable td.fieldname { + white-space: nowrap; + border-right: 1px solid #A8B8D9; + border-bottom: 1px solid #A8B8D9; + vertical-align: top; +} + +.fieldtable td.fieldname { + padding-top: 3px; +} + +.fieldtable td.fielddoc { + border-bottom: 1px solid #A8B8D9; + /*width: 100%;*/ +} + +.fieldtable td.fielddoc p:first-child { + margin-top: 0px; +} + +.fieldtable td.fielddoc p:last-child { + margin-bottom: 2px; +} + +.fieldtable tr:last-child td { + border-bottom: none; +} + +.fieldtable th { + background-image:url('nav_f.png'); + background-repeat:repeat-x; + background-color: #E2E8F2; + font-size: 90%; + color: #253555; + padding-bottom: 4px; + padding-top: 5px; + text-align:left; + -moz-border-radius-topleft: 4px; + -moz-border-radius-topright: 4px; + -webkit-border-top-left-radius: 4px; + -webkit-border-top-right-radius: 4px; + border-top-left-radius: 4px; + border-top-right-radius: 4px; + border-bottom: 1px solid #A8B8D9; +} + + +.tabsearch { + top: 0px; + left: 10px; + height: 36px; + background-image: url('tab_b.png'); + z-index: 101; + overflow: hidden; + font-size: 13px; +} + +.navpath ul +{ + font-size: 11px; + background-image:url('tab_b.png'); + background-repeat:repeat-x; + background-position: 0 -5px; + height:30px; + line-height:30px; + color:#8AA0CC; + border:solid 1px #C2CDE4; + overflow:hidden; + margin:0px; + padding:0px; +} + +.navpath li +{ + list-style-type:none; + float:left; + padding-left:10px; + padding-right:15px; + background-image:url('bc_s.png'); + background-repeat:no-repeat; + background-position:right; + color:#364D7C; +} + +.navpath li.navelem a +{ + height:32px; + display:block; + text-decoration: none; + outline: none; + color: #283A5D; + font-family: 'Lucida Grande',Geneva,Helvetica,Arial,sans-serif; + text-shadow: 0px 1px 1px rgba(255, 255, 255, 0.9); + text-decoration: none; +} + +.navpath li.navelem a:hover +{ + color:#6884BD; +} + +.navpath li.footer +{ + list-style-type:none; + float:right; + padding-left:10px; + padding-right:15px; + background-image:none; + background-repeat:no-repeat; + background-position:right; + color:#364D7C; + font-size: 8pt; +} + + +div.summary +{ + float: right; + font-size: 8pt; + padding-right: 5px; + width: 50%; + text-align: right; +} + +div.summary a +{ + white-space: nowrap; +} + +div.ingroups +{ + font-size: 8pt; + width: 50%; + text-align: left; +} + +div.ingroups a +{ + white-space: nowrap; +} + +div.header +{ + background-image:url('nav_h.png'); + background-repeat:repeat-x; + background-color: #F9FAFC; + margin: 0px; + border-bottom: 1px solid #C4CFE5; +} + +div.headertitle +{ + padding: 5px 5px 5px 10px; +} + +dl +{ + padding: 0 0 0 10px; +} + +/* dl.note, dl.warning, dl.attention, dl.pre, dl.post, dl.invariant, dl.deprecated, dl.todo, dl.test, dl.bug */ +dl.section +{ + margin-left: 0px; + padding-left: 0px; +} + +dl.note +{ + margin-left:-7px; + padding-left: 3px; + border-left:4px solid; + border-color: #D0C000; +} + +dl.warning, dl.attention +{ + margin-left:-7px; + padding-left: 3px; + border-left:4px solid; + border-color: #FF0000; +} + +dl.pre, dl.post, dl.invariant +{ + margin-left:-7px; + padding-left: 3px; + border-left:4px solid; + border-color: #00D000; +} + +dl.deprecated +{ + margin-left:-7px; + padding-left: 3px; + border-left:4px solid; + border-color: #505050; +} + +dl.todo +{ + margin-left:-7px; + padding-left: 3px; + border-left:4px solid; + border-color: #00C0E0; +} + +dl.test +{ + margin-left:-7px; + padding-left: 3px; + border-left:4px solid; + border-color: #3030E0; +} + +dl.bug +{ + margin-left:-7px; + padding-left: 3px; + border-left:4px solid; + border-color: #C08050; +} + +dl.section dd { + margin-bottom: 6px; +} + + +#projectlogo +{ + text-align: center; + vertical-align: bottom; + border-collapse: separate; +} + +#projectlogo img +{ + border: 0px none; +} + +#projectname +{ + font: 300% Tahoma, Arial,sans-serif; + margin: 0px; + padding: 2px 0px; +} + +#projectbrief +{ + font: 120% Tahoma, Arial,sans-serif; + margin: 0px; + padding: 0px; +} + +#projectnumber +{ + font: 50% Tahoma, Arial,sans-serif; + margin: 0px; + padding: 0px; +} + +#titlearea +{ + padding: 0px; + margin: 0px; + width: 100%; + border-bottom: 1px solid #5373B4; +} + +.image +{ + text-align: center; +} + +.dotgraph +{ + text-align: center; +} + +.mscgraph +{ + text-align: center; +} + +.diagraph +{ + text-align: center; +} + +.caption +{ + font-weight: bold; +} + +div.zoom +{ + border: 1px solid #90A5CE; +} + +dl.citelist { + margin-bottom:50px; +} + +dl.citelist dt { + color:#334975; + float:left; + font-weight:bold; + margin-right:10px; + padding:5px; +} + +dl.citelist dd { + margin:2px 0; + padding:5px 0; +} + +div.toc { + padding: 14px 25px; + background-color: #F4F6FA; + border: 1px solid #D8DFEE; + border-radius: 7px 7px 7px 7px; + float: right; + height: auto; + margin: 0 20px 10px 10px; + width: 200px; +} + +div.toc li { + background: url("bdwn.png") no-repeat scroll 0 5px transparent; + font: 10px/1.2 Verdana,DejaVu Sans,Geneva,sans-serif; + margin-top: 5px; + padding-left: 10px; + padding-top: 2px; +} + +div.toc h3 { + font: bold 12px/1.2 Arial,FreeSans,sans-serif; + color: #4665A2; + border-bottom: 0 none; + margin: 0; +} + +div.toc ul { + list-style: none outside none; + border: medium none; + padding: 0px; +} + +div.toc li.level1 { + margin-left: 0px; +} + +div.toc li.level2 { + margin-left: 15px; +} + +div.toc li.level3 { + margin-left: 30px; +} + +div.toc li.level4 { + margin-left: 45px; +} + +.inherit_header { + font-weight: bold; + color: gray; + cursor: pointer; + -webkit-touch-callout: none; + -webkit-user-select: none; + -khtml-user-select: none; + -moz-user-select: none; + -ms-user-select: none; + user-select: none; +} + +.inherit_header td { + padding: 6px 0px 2px 5px; +} + +.inherit { + display: none; +} + +tr.heading h2 { + margin-top: 12px; + margin-bottom: 4px; +} + +/* tooltip related style info */ + +.ttc { + position: absolute; + display: none; +} + +#powerTip { + cursor: default; + white-space: nowrap; + background-color: white; + border: 1px solid gray; + border-radius: 4px 4px 4px 4px; + box-shadow: 1px 1px 7px gray; + display: none; + font-size: smaller; + max-width: 80%; + opacity: 0.9; + padding: 1ex 1em 1em; + position: absolute; + z-index: 2147483647; +} + +#powerTip div.ttdoc { + color: grey; + font-style: italic; +} + +#powerTip div.ttname a { + font-weight: bold; +} + +#powerTip div.ttname { + font-weight: bold; +} + +#powerTip div.ttdeci { + color: #006318; +} + +#powerTip div { + margin: 0px; + padding: 0px; + font: 12px/16px Roboto,sans-serif; +} + +#powerTip:before, #powerTip:after { + content: ""; + position: absolute; + margin: 0px; +} + +#powerTip.n:after, #powerTip.n:before, +#powerTip.s:after, #powerTip.s:before, +#powerTip.w:after, #powerTip.w:before, +#powerTip.e:after, #powerTip.e:before, +#powerTip.ne:after, #powerTip.ne:before, +#powerTip.se:after, #powerTip.se:before, +#powerTip.nw:after, #powerTip.nw:before, +#powerTip.sw:after, #powerTip.sw:before { + border: solid transparent; + content: " "; + height: 0; + width: 0; + position: absolute; +} + +#powerTip.n:after, #powerTip.s:after, +#powerTip.w:after, #powerTip.e:after, +#powerTip.nw:after, #powerTip.ne:after, +#powerTip.sw:after, #powerTip.se:after { + border-color: rgba(255, 255, 255, 0); +} + +#powerTip.n:before, #powerTip.s:before, +#powerTip.w:before, #powerTip.e:before, +#powerTip.nw:before, #powerTip.ne:before, +#powerTip.sw:before, #powerTip.se:before { + border-color: rgba(128, 128, 128, 0); +} + +#powerTip.n:after, #powerTip.n:before, +#powerTip.ne:after, #powerTip.ne:before, +#powerTip.nw:after, #powerTip.nw:before { + top: 100%; +} + +#powerTip.n:after, #powerTip.ne:after, #powerTip.nw:after { + border-top-color: #ffffff; + border-width: 10px; + margin: 0px -10px; +} +#powerTip.n:before { + border-top-color: #808080; + border-width: 11px; + margin: 0px -11px; +} +#powerTip.n:after, #powerTip.n:before { + left: 50%; +} + +#powerTip.nw:after, #powerTip.nw:before { + right: 14px; +} + +#powerTip.ne:after, #powerTip.ne:before { + left: 14px; +} + +#powerTip.s:after, #powerTip.s:before, +#powerTip.se:after, #powerTip.se:before, +#powerTip.sw:after, #powerTip.sw:before { + bottom: 100%; +} + +#powerTip.s:after, #powerTip.se:after, #powerTip.sw:after { + border-bottom-color: #ffffff; + border-width: 10px; + margin: 0px -10px; +} + +#powerTip.s:before, #powerTip.se:before, #powerTip.sw:before { + border-bottom-color: #808080; + border-width: 11px; + margin: 0px -11px; +} + +#powerTip.s:after, #powerTip.s:before { + left: 50%; +} + +#powerTip.sw:after, #powerTip.sw:before { + right: 14px; +} + +#powerTip.se:after, #powerTip.se:before { + left: 14px; +} + +#powerTip.e:after, #powerTip.e:before { + left: 100%; +} +#powerTip.e:after { + border-left-color: #ffffff; + border-width: 10px; + top: 50%; + margin-top: -10px; +} +#powerTip.e:before { + border-left-color: #808080; + border-width: 11px; + top: 50%; + margin-top: -11px; +} + +#powerTip.w:after, #powerTip.w:before { + right: 100%; +} +#powerTip.w:after { + border-right-color: #ffffff; + border-width: 10px; + top: 50%; + margin-top: -10px; +} +#powerTip.w:before { + border-right-color: #808080; + border-width: 11px; + top: 50%; + margin-top: -11px; +} + +@media print +{ + #top { display: none; } + #side-nav { display: none; } + #nav-path { display: none; } + body { overflow:visible; } + h1, h2, h3, h4, h5, h6 { page-break-after: avoid; } + .summary { display: none; } + .memitem { page-break-inside: avoid; } + #doc-content + { + margin-left:0 !important; + height:auto !important; + width:auto !important; + overflow:inherit; + display:inline; + } +} + diff --git a/docs/DSP/html/doxygen.png b/docs/DSP/html/doxygen.png new file mode 100644 index 0000000..3ff17d8 Binary files /dev/null and b/docs/DSP/html/doxygen.png differ diff --git a/docs/DSP/html/dynsections.js b/docs/DSP/html/dynsections.js new file mode 100644 index 0000000..ed092c7 --- /dev/null +++ b/docs/DSP/html/dynsections.js @@ -0,0 +1,97 @@ +function toggleVisibility(linkObj) +{ + var base = $(linkObj).attr('id'); + var summary = $('#'+base+'-summary'); + var content = $('#'+base+'-content'); + var trigger = $('#'+base+'-trigger'); + var src=$(trigger).attr('src'); + if (content.is(':visible')===true) { + content.hide(); + summary.show(); + $(linkObj).addClass('closed').removeClass('opened'); + $(trigger).attr('src',src.substring(0,src.length-8)+'closed.png'); + } else { + content.show(); + summary.hide(); + $(linkObj).removeClass('closed').addClass('opened'); + $(trigger).attr('src',src.substring(0,src.length-10)+'open.png'); + } + return false; +} + +function updateStripes() +{ + $('table.directory tr'). + removeClass('even').filter(':visible:even').addClass('even'); +} +function toggleLevel(level) +{ + $('table.directory tr').each(function(){ + var l = this.id.split('_').length-1; + var i = $('#img'+this.id.substring(3)); + var a = $('#arr'+this.id.substring(3)); + if (l + + + + +Examples +CMSIS-DSP: Examples + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
Examples
+
+
+
Here is a list of all examples:
+
+
+ + + + diff --git a/docs/DSP/html/files.html b/docs/DSP/html/files.html new file mode 100644 index 0000000..85dc380 --- /dev/null +++ b/docs/DSP/html/files.html @@ -0,0 +1,434 @@ + + + + + +File List +CMSIS-DSP: File List + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
File List
+
+
+
Here is a list of all files with brief descriptions:
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
o*arm_abs_f32.c
o*arm_abs_q15.c
o*arm_abs_q31.c
o*arm_abs_q7.c
o*arm_add_f32.c
o*arm_add_q15.c
o*arm_add_q31.c
o*arm_add_q7.c
o*arm_biquad_cascade_df1_32x64_init_q31.c
o*arm_biquad_cascade_df1_32x64_q31.c
o*arm_biquad_cascade_df1_f32.c
o*arm_biquad_cascade_df1_fast_q15.c
o*arm_biquad_cascade_df1_fast_q31.c
o*arm_biquad_cascade_df1_init_f32.c
o*arm_biquad_cascade_df1_init_q15.c
o*arm_biquad_cascade_df1_init_q31.c
o*arm_biquad_cascade_df1_q15.c
o*arm_biquad_cascade_df1_q31.c
o*arm_biquad_cascade_df2T_f32.c
o*arm_biquad_cascade_df2T_f64.c
o*arm_biquad_cascade_df2T_init_f32.c
o*arm_biquad_cascade_df2T_init_f64.c
o*arm_biquad_cascade_stereo_df2T_f32.c
o*arm_biquad_cascade_stereo_df2T_init_f32.c
o*arm_bitreversal.c
o*arm_cfft_f32.c
o*arm_cfft_q15.c
o*arm_cfft_q31.c
o*arm_cfft_radix2_f32.c
o*arm_cfft_radix2_init_f32.c
o*arm_cfft_radix2_init_q15.c
o*arm_cfft_radix2_init_q31.c
o*arm_cfft_radix2_q15.c
o*arm_cfft_radix2_q31.c
o*arm_cfft_radix4_f32.c
o*arm_cfft_radix4_init_f32.c
o*arm_cfft_radix4_init_q15.c
o*arm_cfft_radix4_init_q31.c
o*arm_cfft_radix4_q15.c
o*arm_cfft_radix4_q31.c
o*arm_cfft_radix8_f32.c
o*arm_class_marks_example_f32.c
o*arm_cmplx_conj_f32.c
o*arm_cmplx_conj_q15.c
o*arm_cmplx_conj_q31.c
o*arm_cmplx_dot_prod_f32.c
o*arm_cmplx_dot_prod_q15.c
o*arm_cmplx_dot_prod_q31.c
o*arm_cmplx_mag_f32.c
o*arm_cmplx_mag_q15.c
o*arm_cmplx_mag_q31.c
o*arm_cmplx_mag_squared_f32.c
o*arm_cmplx_mag_squared_q15.c
o*arm_cmplx_mag_squared_q31.c
o*arm_cmplx_mult_cmplx_f32.c
o*arm_cmplx_mult_cmplx_q15.c
o*arm_cmplx_mult_cmplx_q31.c
o*arm_cmplx_mult_real_f32.c
o*arm_cmplx_mult_real_q15.c
o*arm_cmplx_mult_real_q31.c
o*arm_common_tables.c
o*arm_common_tables.h
o*arm_const_structs.c
o*arm_const_structs.h
o*arm_conv_f32.c
o*arm_conv_fast_opt_q15.c
o*arm_conv_fast_q15.c
o*arm_conv_fast_q31.c
o*arm_conv_opt_q15.c
o*arm_conv_opt_q7.c
o*arm_conv_partial_f32.c
o*arm_conv_partial_fast_opt_q15.c
o*arm_conv_partial_fast_q15.c
o*arm_conv_partial_fast_q31.c
o*arm_conv_partial_opt_q15.c
o*arm_conv_partial_opt_q7.c
o*arm_conv_partial_q15.c
o*arm_conv_partial_q31.c
o*arm_conv_partial_q7.c
o*arm_conv_q15.c
o*arm_conv_q31.c
o*arm_conv_q7.c
o*arm_convolution_example_f32.c
o*arm_copy_f32.c
o*arm_copy_q15.c
o*arm_copy_q31.c
o*arm_copy_q7.c
o*arm_correlate_f32.c
o*arm_correlate_fast_opt_q15.c
o*arm_correlate_fast_q15.c
o*arm_correlate_fast_q31.c
o*arm_correlate_opt_q15.c
o*arm_correlate_opt_q7.c
o*arm_correlate_q15.c
o*arm_correlate_q31.c
o*arm_correlate_q7.c
o*arm_cos_f32.c
o*arm_cos_q15.c
o*arm_cos_q31.c
o*arm_dct4_f32.c
o*arm_dct4_init_f32.c
o*arm_dct4_init_q15.c
o*arm_dct4_init_q31.c
o*arm_dct4_q15.c
o*arm_dct4_q31.c
o*arm_dot_prod_f32.c
o*arm_dot_prod_q15.c
o*arm_dot_prod_q31.c
o*arm_dot_prod_q7.c
o*arm_dotproduct_example_f32.c
o*arm_fft_bin_data.c
o*arm_fft_bin_example_f32.c
o*arm_fill_f32.c
o*arm_fill_q15.c
o*arm_fill_q31.c
o*arm_fill_q7.c
o*arm_fir_data.c
o*arm_fir_decimate_f32.c
o*arm_fir_decimate_fast_q15.c
o*arm_fir_decimate_fast_q31.c
o*arm_fir_decimate_init_f32.c
o*arm_fir_decimate_init_q15.c
o*arm_fir_decimate_init_q31.c
o*arm_fir_decimate_q15.c
o*arm_fir_decimate_q31.c
o*arm_fir_example_f32.c
o*arm_fir_f32.c
o*arm_fir_fast_q15.c
o*arm_fir_fast_q31.c
o*arm_fir_init_f32.c
o*arm_fir_init_q15.c
o*arm_fir_init_q31.c
o*arm_fir_init_q7.c
o*arm_fir_interpolate_f32.c
o*arm_fir_interpolate_init_f32.c
o*arm_fir_interpolate_init_q15.c
o*arm_fir_interpolate_init_q31.c
o*arm_fir_interpolate_q15.c
o*arm_fir_interpolate_q31.c
o*arm_fir_lattice_f32.c
o*arm_fir_lattice_init_f32.c
o*arm_fir_lattice_init_q15.c
o*arm_fir_lattice_init_q31.c
o*arm_fir_lattice_q15.c
o*arm_fir_lattice_q31.c
o*arm_fir_q15.c
o*arm_fir_q31.c
o*arm_fir_q7.c
o*arm_fir_sparse_f32.c
o*arm_fir_sparse_init_f32.c
o*arm_fir_sparse_init_q15.c
o*arm_fir_sparse_init_q31.c
o*arm_fir_sparse_init_q7.c
o*arm_fir_sparse_q15.c
o*arm_fir_sparse_q31.c
o*arm_fir_sparse_q7.c
o*arm_float_to_q15.c
o*arm_float_to_q31.c
o*arm_float_to_q7.c
o*arm_graphic_equalizer_data.c
o*arm_graphic_equalizer_example_q31.c
o*arm_iir_lattice_f32.c
o*arm_iir_lattice_init_f32.c
o*arm_iir_lattice_init_q15.c
o*arm_iir_lattice_init_q31.c
o*arm_iir_lattice_q15.c
o*arm_iir_lattice_q31.c
o*arm_linear_interp_data.c
o*arm_linear_interp_example_f32.c
o*arm_lms_f32.c
o*arm_lms_init_f32.c
o*arm_lms_init_q15.c
o*arm_lms_init_q31.c
o*arm_lms_norm_f32.c
o*arm_lms_norm_init_f32.c
o*arm_lms_norm_init_q15.c
o*arm_lms_norm_init_q31.c
o*arm_lms_norm_q15.c
o*arm_lms_norm_q31.c
o*arm_lms_q15.c
o*arm_lms_q31.c
o*arm_mat_add_f32.c
o*arm_mat_add_q15.c
o*arm_mat_add_q31.c
o*arm_mat_cmplx_mult_f32.c
o*arm_mat_cmplx_mult_q15.c
o*arm_mat_cmplx_mult_q31.c
o*arm_mat_init_f32.c
o*arm_mat_init_q15.c
o*arm_mat_init_q31.c
o*arm_mat_inverse_f32.c
o*arm_mat_inverse_f64.c
o*arm_mat_mult_f32.c
o*arm_mat_mult_fast_q15.c
o*arm_mat_mult_fast_q31.c
o*arm_mat_mult_q15.c
o*arm_mat_mult_q31.c
o*arm_mat_scale_f32.c
o*arm_mat_scale_q15.c
o*arm_mat_scale_q31.c
o*arm_mat_sub_f32.c
o*arm_mat_sub_q15.c
o*arm_mat_sub_q31.c
o*arm_mat_trans_f32.c
o*arm_mat_trans_q15.c
o*arm_mat_trans_q31.c
o*arm_math.h
o*arm_matrix_example_f32.c
o*arm_max_f32.c
o*arm_max_q15.c
o*arm_max_q31.c
o*arm_max_q7.c
o*arm_mean_f32.c
o*arm_mean_q15.c
o*arm_mean_q31.c
o*arm_mean_q7.c
o*arm_min_f32.c
o*arm_min_q15.c
o*arm_min_q31.c
o*arm_min_q7.c
o*arm_mult_f32.c
o*arm_mult_q15.c
o*arm_mult_q31.c
o*arm_mult_q7.c
o*arm_negate_f32.c
o*arm_negate_q15.c
o*arm_negate_q31.c
o*arm_negate_q7.c
o*arm_offset_f32.c
o*arm_offset_q15.c
o*arm_offset_q31.c
o*arm_offset_q7.c
o*arm_pid_init_f32.c
o*arm_pid_init_q15.c
o*arm_pid_init_q31.c
o*arm_pid_reset_f32.c
o*arm_pid_reset_q15.c
o*arm_pid_reset_q31.c
o*arm_power_f32.c
o*arm_power_q15.c
o*arm_power_q31.c
o*arm_power_q7.c
o*arm_q15_to_float.c
o*arm_q15_to_q31.c
o*arm_q15_to_q7.c
o*arm_q31_to_float.c
o*arm_q31_to_q15.c
o*arm_q31_to_q7.c
o*arm_q7_to_float.c
o*arm_q7_to_q15.c
o*arm_q7_to_q31.c
o*arm_rfft_f32.c
o*arm_rfft_fast_f32.c
o*arm_rfft_fast_init_f32.c
o*arm_rfft_init_f32.c
o*arm_rfft_init_q15.c
o*arm_rfft_init_q31.c
o*arm_rfft_q15.c
o*arm_rfft_q31.c
o*arm_rms_f32.c
o*arm_rms_q15.c
o*arm_rms_q31.c
o*arm_scale_f32.c
o*arm_scale_q15.c
o*arm_scale_q31.c
o*arm_scale_q7.c
o*arm_shift_q15.c
o*arm_shift_q31.c
o*arm_shift_q7.c
o*arm_signal_converge_data.c
o*arm_signal_converge_example_f32.c
o*arm_sin_cos_example_f32.c
o*arm_sin_cos_f32.c
o*arm_sin_cos_q31.c
o*arm_sin_f32.c
o*arm_sin_q15.c
o*arm_sin_q31.c
o*arm_sqrt_q15.c
o*arm_sqrt_q31.c
o*arm_std_f32.c
o*arm_std_q15.c
o*arm_std_q31.c
o*arm_sub_f32.c
o*arm_sub_q15.c
o*arm_sub_q31.c
o*arm_sub_q7.c
o*arm_var_f32.c
o*arm_var_q15.c
o*arm_var_q31.c
o*arm_variance_example_f32.c
o*arm_convolution_example/math_helper.c
o*arm_fir_example/math_helper.c
o*arm_graphic_equalizer_example/math_helper.c
o*arm_linear_interp_example/math_helper.c
o*arm_matrix_example/math_helper.c
o*arm_signal_converge_example/math_helper.c
o*arm_convolution_example/math_helper.h
o*arm_fir_example/math_helper.h
o*arm_graphic_equalizer_example/math_helper.h
o*arm_linear_interp_example/math_helper.h
o*arm_matrix_example/math_helper.h
\*arm_signal_converge_example/math_helper.h
+
+
+
+ + + + diff --git a/docs/DSP/html/ftv2blank.png b/docs/DSP/html/ftv2blank.png new file mode 100644 index 0000000..63c605b Binary files /dev/null and b/docs/DSP/html/ftv2blank.png differ diff --git a/docs/DSP/html/ftv2cl.png b/docs/DSP/html/ftv2cl.png new file mode 100644 index 0000000..132f657 Binary files /dev/null and b/docs/DSP/html/ftv2cl.png differ diff --git a/docs/DSP/html/ftv2doc.png b/docs/DSP/html/ftv2doc.png new file mode 100644 index 0000000..17edabf Binary files /dev/null and b/docs/DSP/html/ftv2doc.png differ diff --git a/docs/DSP/html/ftv2folderclosed.png b/docs/DSP/html/ftv2folderclosed.png new file mode 100644 index 0000000..bb8ab35 Binary files /dev/null and b/docs/DSP/html/ftv2folderclosed.png differ diff --git a/docs/DSP/html/ftv2folderopen.png b/docs/DSP/html/ftv2folderopen.png new file mode 100644 index 0000000..d6c7f67 Binary files /dev/null and b/docs/DSP/html/ftv2folderopen.png differ diff --git a/docs/DSP/html/ftv2lastnode.png b/docs/DSP/html/ftv2lastnode.png new file mode 100644 index 0000000..63c605b Binary files /dev/null and b/docs/DSP/html/ftv2lastnode.png differ diff --git a/docs/DSP/html/ftv2link.png b/docs/DSP/html/ftv2link.png new file mode 100644 index 0000000..17edabf Binary files /dev/null and b/docs/DSP/html/ftv2link.png differ diff --git a/docs/DSP/html/ftv2mlastnode.png b/docs/DSP/html/ftv2mlastnode.png new file mode 100644 index 0000000..0b63f6d Binary files /dev/null and b/docs/DSP/html/ftv2mlastnode.png differ diff --git a/docs/DSP/html/ftv2mnode.png b/docs/DSP/html/ftv2mnode.png new file mode 100644 index 0000000..0b63f6d Binary files /dev/null and b/docs/DSP/html/ftv2mnode.png differ diff --git a/docs/DSP/html/ftv2mo.png b/docs/DSP/html/ftv2mo.png new file mode 100644 index 0000000..4bfb80f Binary files /dev/null and b/docs/DSP/html/ftv2mo.png differ diff --git a/docs/DSP/html/ftv2node.png b/docs/DSP/html/ftv2node.png new file mode 100644 index 0000000..63c605b Binary files /dev/null and b/docs/DSP/html/ftv2node.png differ diff --git a/docs/DSP/html/ftv2ns.png b/docs/DSP/html/ftv2ns.png new file mode 100644 index 0000000..72e3d71 Binary files /dev/null and b/docs/DSP/html/ftv2ns.png differ diff --git a/docs/DSP/html/ftv2plastnode.png b/docs/DSP/html/ftv2plastnode.png new file mode 100644 index 0000000..c6ee22f Binary files /dev/null and b/docs/DSP/html/ftv2plastnode.png differ diff --git a/docs/DSP/html/ftv2pnode.png b/docs/DSP/html/ftv2pnode.png new file mode 100644 index 0000000..c6ee22f Binary files /dev/null and b/docs/DSP/html/ftv2pnode.png differ diff --git a/docs/DSP/html/ftv2splitbar.png b/docs/DSP/html/ftv2splitbar.png new file mode 100644 index 0000000..fe895f2 Binary files /dev/null and b/docs/DSP/html/ftv2splitbar.png differ diff --git a/docs/DSP/html/ftv2vertline.png b/docs/DSP/html/ftv2vertline.png new file mode 100644 index 0000000..63c605b Binary files /dev/null and b/docs/DSP/html/ftv2vertline.png differ diff --git a/docs/DSP/html/functions.html b/docs/DSP/html/functions.html new file mode 100644 index 0000000..a9610cc --- /dev/null +++ b/docs/DSP/html/functions.html @@ -0,0 +1,174 @@ + + + + + +Data Fields +CMSIS-DSP: Data Fields + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all struct and union fields with links to the structures/unions they belong to:
+ +

- a -

+
+
+ + + + diff --git a/docs/DSP/html/functions_b.html b/docs/DSP/html/functions_b.html new file mode 100644 index 0000000..b45c9f1 --- /dev/null +++ b/docs/DSP/html/functions_b.html @@ -0,0 +1,185 @@ + + + + + +Data Fields +CMSIS-DSP: Data Fields + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all struct and union fields with links to the structures/unions they belong to:
+ +

- b -

+
+
+ + + + diff --git a/docs/DSP/html/functions_dup.js b/docs/DSP/html/functions_dup.js new file mode 100644 index 0000000..3093058 --- /dev/null +++ b/docs/DSP/html/functions_dup.js @@ -0,0 +1,18 @@ +var functions_dup = +[ + [ "a", "functions.html", null ], + [ "b", "functions_b.html", null ], + [ "e", "functions_e.html", null ], + [ "f", "functions_f.html", null ], + [ "i", "functions_i.html", null ], + [ "k", "functions_k.html", null ], + [ "l", "functions_l.html", null ], + [ "m", "functions_m.html", null ], + [ "n", "functions_n.html", null ], + [ "o", "functions_o.html", null ], + [ "p", "functions_p.html", null ], + [ "r", "functions_r.html", null ], + [ "s", "functions_s.html", null ], + [ "t", "functions_t.html", null ], + [ "x", "functions_x.html", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/functions_e.html b/docs/DSP/html/functions_e.html new file mode 100644 index 0000000..fcca17b --- /dev/null +++ b/docs/DSP/html/functions_e.html @@ -0,0 +1,164 @@ + + + + + +Data Fields +CMSIS-DSP: Data Fields + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all struct and union fields with links to the structures/unions they belong to:
+ +

- e -

+
+
+ + + + diff --git a/docs/DSP/html/functions_f.html b/docs/DSP/html/functions_f.html new file mode 100644 index 0000000..988946e --- /dev/null +++ b/docs/DSP/html/functions_f.html @@ -0,0 +1,181 @@ + + + + + +Data Fields +CMSIS-DSP: Data Fields + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all struct and union fields with links to the structures/unions they belong to:
+ +

- f -

+
+
+ + + + diff --git a/docs/DSP/html/functions_i.html b/docs/DSP/html/functions_i.html new file mode 100644 index 0000000..1ae673b --- /dev/null +++ b/docs/DSP/html/functions_i.html @@ -0,0 +1,172 @@ + + + + + +Data Fields +CMSIS-DSP: Data Fields + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all struct and union fields with links to the structures/unions they belong to:
+ +

- i -

+
+
+ + + + diff --git a/docs/DSP/html/functions_k.html b/docs/DSP/html/functions_k.html new file mode 100644 index 0000000..5e30f5f --- /dev/null +++ b/docs/DSP/html/functions_k.html @@ -0,0 +1,174 @@ + + + + + +Data Fields +CMSIS-DSP: Data Fields + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all struct and union fields with links to the structures/unions they belong to:
+ +

- k -

+
+
+ + + + diff --git a/docs/DSP/html/functions_l.html b/docs/DSP/html/functions_l.html new file mode 100644 index 0000000..099bf58 --- /dev/null +++ b/docs/DSP/html/functions_l.html @@ -0,0 +1,164 @@ + + + + + +Data Fields +CMSIS-DSP: Data Fields + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all struct and union fields with links to the structures/unions they belong to:
+ +

- l -

+
+
+ + + + diff --git a/docs/DSP/html/functions_m.html b/docs/DSP/html/functions_m.html new file mode 100644 index 0000000..3e99582 --- /dev/null +++ b/docs/DSP/html/functions_m.html @@ -0,0 +1,178 @@ + + + + + +Data Fields +CMSIS-DSP: Data Fields + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all struct and union fields with links to the structures/unions they belong to:
+ +

- m -

+
+
+ + + + diff --git a/docs/DSP/html/functions_n.html b/docs/DSP/html/functions_n.html new file mode 100644 index 0000000..6584c01 --- /dev/null +++ b/docs/DSP/html/functions_n.html @@ -0,0 +1,231 @@ + + + + + +Data Fields +CMSIS-DSP: Data Fields + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all struct and union fields with links to the structures/unions they belong to:
+ +

- n -

+
+
+ + + + diff --git a/docs/DSP/html/functions_o.html b/docs/DSP/html/functions_o.html new file mode 100644 index 0000000..42e045d --- /dev/null +++ b/docs/DSP/html/functions_o.html @@ -0,0 +1,163 @@ + + + + + +Data Fields +CMSIS-DSP: Data Fields + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all struct and union fields with links to the structures/unions they belong to:
+ +

- o -

+
+
+ + + + diff --git a/docs/DSP/html/functions_p.html b/docs/DSP/html/functions_p.html new file mode 100644 index 0000000..2a6ece7 --- /dev/null +++ b/docs/DSP/html/functions_p.html @@ -0,0 +1,325 @@ + + + + + +Data Fields +CMSIS-DSP: Data Fields + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all struct and union fields with links to the structures/unions they belong to:
+ +

- p -

+
+
+ + + + diff --git a/docs/DSP/html/functions_r.html b/docs/DSP/html/functions_r.html new file mode 100644 index 0000000..c55c5d1 --- /dev/null +++ b/docs/DSP/html/functions_r.html @@ -0,0 +1,163 @@ + + + + + +Data Fields +CMSIS-DSP: Data Fields + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all struct and union fields with links to the structures/unions they belong to:
+ +

- r -

+
+
+ + + + diff --git a/docs/DSP/html/functions_s.html b/docs/DSP/html/functions_s.html new file mode 100644 index 0000000..4e8eda7 --- /dev/null +++ b/docs/DSP/html/functions_s.html @@ -0,0 +1,173 @@ + + + + + +Data Fields +CMSIS-DSP: Data Fields + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all struct and union fields with links to the structures/unions they belong to:
+ +

- s -

+
+
+ + + + diff --git a/docs/DSP/html/functions_t.html b/docs/DSP/html/functions_t.html new file mode 100644 index 0000000..c23e649 --- /dev/null +++ b/docs/DSP/html/functions_t.html @@ -0,0 +1,172 @@ + + + + + +Data Fields +CMSIS-DSP: Data Fields + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all struct and union fields with links to the structures/unions they belong to:
+ +

- t -

+
+
+ + + + diff --git a/docs/DSP/html/functions_vars.html b/docs/DSP/html/functions_vars.html new file mode 100644 index 0000000..79e47ac --- /dev/null +++ b/docs/DSP/html/functions_vars.html @@ -0,0 +1,174 @@ + + + + + +Data Fields - Variables +CMSIS-DSP: Data Fields - Variables + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- a -

+
+
+ + + + diff --git a/docs/DSP/html/functions_vars.js b/docs/DSP/html/functions_vars.js new file mode 100644 index 0000000..cc229c2 --- /dev/null +++ b/docs/DSP/html/functions_vars.js @@ -0,0 +1,18 @@ +var functions_vars = +[ + [ "a", "functions_vars.html", null ], + [ "b", "functions_vars_b.html", null ], + [ "e", "functions_vars_e.html", null ], + [ "f", "functions_vars_f.html", null ], + [ "i", "functions_vars_i.html", null ], + [ "k", "functions_vars_k.html", null ], + [ "l", "functions_vars_l.html", null ], + [ "m", "functions_vars_m.html", null ], + [ "n", "functions_vars_n.html", null ], + [ "o", "functions_vars_o.html", null ], + [ "p", "functions_vars_p.html", null ], + [ "r", "functions_vars_r.html", null ], + [ "s", "functions_vars_s.html", null ], + [ "t", "functions_vars_t.html", null ], + [ "x", "functions_vars_x.html", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/functions_vars_b.html b/docs/DSP/html/functions_vars_b.html new file mode 100644 index 0000000..fa02885 --- /dev/null +++ b/docs/DSP/html/functions_vars_b.html @@ -0,0 +1,185 @@ + + + + + +Data Fields - Variables +CMSIS-DSP: Data Fields - Variables + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- b -

+
+
+ + + + diff --git a/docs/DSP/html/functions_vars_e.html b/docs/DSP/html/functions_vars_e.html new file mode 100644 index 0000000..10e8cf1 --- /dev/null +++ b/docs/DSP/html/functions_vars_e.html @@ -0,0 +1,164 @@ + + + + + +Data Fields - Variables +CMSIS-DSP: Data Fields - Variables + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- e -

+
+
+ + + + diff --git a/docs/DSP/html/functions_vars_f.html b/docs/DSP/html/functions_vars_f.html new file mode 100644 index 0000000..d5d8256 --- /dev/null +++ b/docs/DSP/html/functions_vars_f.html @@ -0,0 +1,181 @@ + + + + + +Data Fields - Variables +CMSIS-DSP: Data Fields - Variables + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- f -

+
+
+ + + + diff --git a/docs/DSP/html/functions_vars_i.html b/docs/DSP/html/functions_vars_i.html new file mode 100644 index 0000000..dec738e --- /dev/null +++ b/docs/DSP/html/functions_vars_i.html @@ -0,0 +1,172 @@ + + + + + +Data Fields - Variables +CMSIS-DSP: Data Fields - Variables + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- i -

+
+
+ + + + diff --git a/docs/DSP/html/functions_vars_k.html b/docs/DSP/html/functions_vars_k.html new file mode 100644 index 0000000..60664a8 --- /dev/null +++ b/docs/DSP/html/functions_vars_k.html @@ -0,0 +1,174 @@ + + + + + +Data Fields - Variables +CMSIS-DSP: Data Fields - Variables + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- k -

+
+
+ + + + diff --git a/docs/DSP/html/functions_vars_l.html b/docs/DSP/html/functions_vars_l.html new file mode 100644 index 0000000..2efe6a0 --- /dev/null +++ b/docs/DSP/html/functions_vars_l.html @@ -0,0 +1,164 @@ + + + + + +Data Fields - Variables +CMSIS-DSP: Data Fields - Variables + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- l -

+
+
+ + + + diff --git a/docs/DSP/html/functions_vars_m.html b/docs/DSP/html/functions_vars_m.html new file mode 100644 index 0000000..a3898f0 --- /dev/null +++ b/docs/DSP/html/functions_vars_m.html @@ -0,0 +1,178 @@ + + + + + +Data Fields - Variables +CMSIS-DSP: Data Fields - Variables + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- m -

+
+
+ + + + diff --git a/docs/DSP/html/functions_vars_n.html b/docs/DSP/html/functions_vars_n.html new file mode 100644 index 0000000..391a2b0 --- /dev/null +++ b/docs/DSP/html/functions_vars_n.html @@ -0,0 +1,231 @@ + + + + + +Data Fields - Variables +CMSIS-DSP: Data Fields - Variables + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- n -

+
+
+ + + + diff --git a/docs/DSP/html/functions_vars_o.html b/docs/DSP/html/functions_vars_o.html new file mode 100644 index 0000000..afff2aa --- /dev/null +++ b/docs/DSP/html/functions_vars_o.html @@ -0,0 +1,163 @@ + + + + + +Data Fields - Variables +CMSIS-DSP: Data Fields - Variables + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- o -

+
+
+ + + + diff --git a/docs/DSP/html/functions_vars_p.html b/docs/DSP/html/functions_vars_p.html new file mode 100644 index 0000000..c6c7bf6 --- /dev/null +++ b/docs/DSP/html/functions_vars_p.html @@ -0,0 +1,325 @@ + + + + + +Data Fields - Variables +CMSIS-DSP: Data Fields - Variables + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- p -

+
+
+ + + + diff --git a/docs/DSP/html/functions_vars_r.html b/docs/DSP/html/functions_vars_r.html new file mode 100644 index 0000000..f4b2d9e --- /dev/null +++ b/docs/DSP/html/functions_vars_r.html @@ -0,0 +1,163 @@ + + + + + +Data Fields - Variables +CMSIS-DSP: Data Fields - Variables + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- r -

+
+
+ + + + diff --git a/docs/DSP/html/functions_vars_s.html b/docs/DSP/html/functions_vars_s.html new file mode 100644 index 0000000..1c8760a --- /dev/null +++ b/docs/DSP/html/functions_vars_s.html @@ -0,0 +1,173 @@ + + + + + +Data Fields - Variables +CMSIS-DSP: Data Fields - Variables + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- s -

+
+
+ + + + diff --git a/docs/DSP/html/functions_vars_t.html b/docs/DSP/html/functions_vars_t.html new file mode 100644 index 0000000..bc156fa --- /dev/null +++ b/docs/DSP/html/functions_vars_t.html @@ -0,0 +1,172 @@ + + + + + +Data Fields - Variables +CMSIS-DSP: Data Fields - Variables + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- t -

+
+
+ + + + diff --git a/docs/DSP/html/functions_vars_x.html b/docs/DSP/html/functions_vars_x.html new file mode 100644 index 0000000..d239fe1 --- /dev/null +++ b/docs/DSP/html/functions_vars_x.html @@ -0,0 +1,170 @@ + + + + + +Data Fields - Variables +CMSIS-DSP: Data Fields - Variables + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- x -

+
+
+ + + + diff --git a/docs/DSP/html/functions_x.html b/docs/DSP/html/functions_x.html new file mode 100644 index 0000000..9f33e57 --- /dev/null +++ b/docs/DSP/html/functions_x.html @@ -0,0 +1,170 @@ + + + + + +Data Fields +CMSIS-DSP: Data Fields + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all struct and union fields with links to the structures/unions they belong to:
+ +

- x -

+
+
+ + + + diff --git a/docs/DSP/html/globals.html b/docs/DSP/html/globals.html new file mode 100644 index 0000000..abdb875 --- /dev/null +++ b/docs/DSP/html/globals.html @@ -0,0 +1,258 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- _ -

+
+
+ + + + diff --git a/docs/DSP/html/globals_a.html b/docs/DSP/html/globals_a.html new file mode 100644 index 0000000..97dafc4 --- /dev/null +++ b/docs/DSP/html/globals_a.html @@ -0,0 +1,391 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- a -

+
+
+ + + + diff --git a/docs/DSP/html/globals_b.html b/docs/DSP/html/globals_b.html new file mode 100644 index 0000000..c161f41 --- /dev/null +++ b/docs/DSP/html/globals_b.html @@ -0,0 +1,299 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- b -

+
+
+ + + + diff --git a/docs/DSP/html/globals_c.html b/docs/DSP/html/globals_c.html new file mode 100644 index 0000000..e65930a --- /dev/null +++ b/docs/DSP/html/globals_c.html @@ -0,0 +1,713 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- c -

+
+
+ + + + diff --git a/docs/DSP/html/globals_d.html b/docs/DSP/html/globals_d.html new file mode 100644 index 0000000..a95d30f --- /dev/null +++ b/docs/DSP/html/globals_d.html @@ -0,0 +1,226 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- d -

+
+
+ + + + diff --git a/docs/DSP/html/globals_defs.html b/docs/DSP/html/globals_defs.html new file mode 100644 index 0000000..8c1bba9 --- /dev/null +++ b/docs/DSP/html/globals_defs.html @@ -0,0 +1,418 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- _ -

+ + +

- a -

+ + +

- b -

+ + +

- c -

+ + +

- d -

+ + +

- f -

+ + +

- i -

+ + +

- m -

+ + +

- n -

+ + +

- p -

+ + +

- s -

+ + +

- t -

+ + +

- u -

+ + +

- x -

+
+
+ + + + diff --git a/docs/DSP/html/globals_e.html b/docs/DSP/html/globals_e.html new file mode 100644 index 0000000..44d5873 --- /dev/null +++ b/docs/DSP/html/globals_e.html @@ -0,0 +1,171 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- e -

+
+
+ + + + diff --git a/docs/DSP/html/globals_enum.html b/docs/DSP/html/globals_enum.html new file mode 100644 index 0000000..7cccddb --- /dev/null +++ b/docs/DSP/html/globals_enum.html @@ -0,0 +1,140 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  +
+
+ + + + diff --git a/docs/DSP/html/globals_eval.html b/docs/DSP/html/globals_eval.html new file mode 100644 index 0000000..6e557c5 --- /dev/null +++ b/docs/DSP/html/globals_eval.html @@ -0,0 +1,158 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  +
+
+ + + + diff --git a/docs/DSP/html/globals_f.html b/docs/DSP/html/globals_f.html new file mode 100644 index 0000000..5d573e2 --- /dev/null +++ b/docs/DSP/html/globals_f.html @@ -0,0 +1,444 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- f -

+
+
+ + + + diff --git a/docs/DSP/html/globals_func.html b/docs/DSP/html/globals_func.html new file mode 100644 index 0000000..bde96aa --- /dev/null +++ b/docs/DSP/html/globals_func.html @@ -0,0 +1,230 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- _ -

+
+
+ + + + diff --git a/docs/DSP/html/globals_func_a.html b/docs/DSP/html/globals_func_a.html new file mode 100644 index 0000000..fabf6d9 --- /dev/null +++ b/docs/DSP/html/globals_func_a.html @@ -0,0 +1,207 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- a -

+
+
+ + + + diff --git a/docs/DSP/html/globals_func_b.html b/docs/DSP/html/globals_func_b.html new file mode 100644 index 0000000..84a747c --- /dev/null +++ b/docs/DSP/html/globals_func_b.html @@ -0,0 +1,260 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- b -

+
+
+ + + + diff --git a/docs/DSP/html/globals_func_c.html b/docs/DSP/html/globals_func_c.html new file mode 100644 index 0000000..91a8004 --- /dev/null +++ b/docs/DSP/html/globals_func_c.html @@ -0,0 +1,553 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- c -

+
+
+ + + + diff --git a/docs/DSP/html/globals_func_d.html b/docs/DSP/html/globals_func_d.html new file mode 100644 index 0000000..6381222 --- /dev/null +++ b/docs/DSP/html/globals_func_d.html @@ -0,0 +1,201 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- d -

+
+
+ + + + diff --git a/docs/DSP/html/globals_func_f.html b/docs/DSP/html/globals_func_f.html new file mode 100644 index 0000000..cb9af72 --- /dev/null +++ b/docs/DSP/html/globals_func_f.html @@ -0,0 +1,411 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- f -

+
+
+ + + + diff --git a/docs/DSP/html/globals_func_g.html b/docs/DSP/html/globals_func_g.html new file mode 100644 index 0000000..d18f42e --- /dev/null +++ b/docs/DSP/html/globals_func_g.html @@ -0,0 +1,164 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- g -

+
+
+ + + + diff --git a/docs/DSP/html/globals_func_i.html b/docs/DSP/html/globals_func_i.html new file mode 100644 index 0000000..0bf76b5 --- /dev/null +++ b/docs/DSP/html/globals_func_i.html @@ -0,0 +1,197 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- i -

+
+
+ + + + diff --git a/docs/DSP/html/globals_func_l.html b/docs/DSP/html/globals_func_l.html new file mode 100644 index 0000000..09f55c2 --- /dev/null +++ b/docs/DSP/html/globals_func_l.html @@ -0,0 +1,221 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- l -

+
+
+ + + + diff --git a/docs/DSP/html/globals_func_m.html b/docs/DSP/html/globals_func_m.html new file mode 100644 index 0000000..b7bfc38 --- /dev/null +++ b/docs/DSP/html/globals_func_m.html @@ -0,0 +1,344 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- m -

+
+
+ + + + diff --git a/docs/DSP/html/globals_func_n.html b/docs/DSP/html/globals_func_n.html new file mode 100644 index 0000000..9c98504 --- /dev/null +++ b/docs/DSP/html/globals_func_n.html @@ -0,0 +1,177 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- n -

+
+
+ + + + diff --git a/docs/DSP/html/globals_func_o.html b/docs/DSP/html/globals_func_o.html new file mode 100644 index 0000000..4ec108d --- /dev/null +++ b/docs/DSP/html/globals_func_o.html @@ -0,0 +1,177 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- o -

+
+
+ + + + diff --git a/docs/DSP/html/globals_func_p.html b/docs/DSP/html/globals_func_p.html new file mode 100644 index 0000000..a1a9ba4 --- /dev/null +++ b/docs/DSP/html/globals_func_p.html @@ -0,0 +1,252 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- p -

+
+
+ + + + diff --git a/docs/DSP/html/globals_func_q.html b/docs/DSP/html/globals_func_q.html new file mode 100644 index 0000000..a494f3c --- /dev/null +++ b/docs/DSP/html/globals_func_q.html @@ -0,0 +1,197 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- q -

+
+
+ + + + diff --git a/docs/DSP/html/globals_func_r.html b/docs/DSP/html/globals_func_r.html new file mode 100644 index 0000000..a9d980a --- /dev/null +++ b/docs/DSP/html/globals_func_r.html @@ -0,0 +1,257 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- r -

+
+
+ + + + diff --git a/docs/DSP/html/globals_func_s.html b/docs/DSP/html/globals_func_s.html new file mode 100644 index 0000000..6209db2 --- /dev/null +++ b/docs/DSP/html/globals_func_s.html @@ -0,0 +1,281 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- s -

+
+
+ + + + diff --git a/docs/DSP/html/globals_func_t.html b/docs/DSP/html/globals_func_t.html new file mode 100644 index 0000000..062bf99 --- /dev/null +++ b/docs/DSP/html/globals_func_t.html @@ -0,0 +1,167 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- t -

+
+
+ + + + diff --git a/docs/DSP/html/globals_func_v.html b/docs/DSP/html/globals_func_v.html new file mode 100644 index 0000000..4d80032 --- /dev/null +++ b/docs/DSP/html/globals_func_v.html @@ -0,0 +1,173 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- v -

+
+
+ + + + diff --git a/docs/DSP/html/globals_g.html b/docs/DSP/html/globals_g.html new file mode 100644 index 0000000..dfdfb89 --- /dev/null +++ b/docs/DSP/html/globals_g.html @@ -0,0 +1,171 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- g -

+
+
+ + + + diff --git a/docs/DSP/html/globals_i.html b/docs/DSP/html/globals_i.html new file mode 100644 index 0000000..a31766b --- /dev/null +++ b/docs/DSP/html/globals_i.html @@ -0,0 +1,213 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- i -

+
+
+ + + + diff --git a/docs/DSP/html/globals_l.html b/docs/DSP/html/globals_l.html new file mode 100644 index 0000000..f5dfa14 --- /dev/null +++ b/docs/DSP/html/globals_l.html @@ -0,0 +1,242 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- l -

+
+
+ + + + diff --git a/docs/DSP/html/globals_m.html b/docs/DSP/html/globals_m.html new file mode 100644 index 0000000..90e4ab9 --- /dev/null +++ b/docs/DSP/html/globals_m.html @@ -0,0 +1,413 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- m -

+
+
+ + + + diff --git a/docs/DSP/html/globals_n.html b/docs/DSP/html/globals_n.html new file mode 100644 index 0000000..4839b9f --- /dev/null +++ b/docs/DSP/html/globals_n.html @@ -0,0 +1,211 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- n -

+
+
+ + + + diff --git a/docs/DSP/html/globals_o.html b/docs/DSP/html/globals_o.html new file mode 100644 index 0000000..d53e365 --- /dev/null +++ b/docs/DSP/html/globals_o.html @@ -0,0 +1,187 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- o -

+
+
+ + + + diff --git a/docs/DSP/html/globals_p.html b/docs/DSP/html/globals_p.html new file mode 100644 index 0000000..20396aa --- /dev/null +++ b/docs/DSP/html/globals_p.html @@ -0,0 +1,259 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- p -

+
+
+ + + + diff --git a/docs/DSP/html/globals_q.html b/docs/DSP/html/globals_q.html new file mode 100644 index 0000000..8a7b166 --- /dev/null +++ b/docs/DSP/html/globals_q.html @@ -0,0 +1,213 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- q -

+
+
+ + + + diff --git a/docs/DSP/html/globals_r.html b/docs/DSP/html/globals_r.html new file mode 100644 index 0000000..c5fec81 --- /dev/null +++ b/docs/DSP/html/globals_r.html @@ -0,0 +1,374 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- r -

+
+
+ + + + diff --git a/docs/DSP/html/globals_s.html b/docs/DSP/html/globals_s.html new file mode 100644 index 0000000..3764e2c --- /dev/null +++ b/docs/DSP/html/globals_s.html @@ -0,0 +1,349 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- s -

+
+
+ + + + diff --git a/docs/DSP/html/globals_t.html b/docs/DSP/html/globals_t.html new file mode 100644 index 0000000..2157c0f --- /dev/null +++ b/docs/DSP/html/globals_t.html @@ -0,0 +1,385 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- t -

+
+
+ + + + diff --git a/docs/DSP/html/globals_type.html b/docs/DSP/html/globals_type.html new file mode 100644 index 0000000..c7b0127 --- /dev/null +++ b/docs/DSP/html/globals_type.html @@ -0,0 +1,155 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  +
+
+ + + + diff --git a/docs/DSP/html/globals_u.html b/docs/DSP/html/globals_u.html new file mode 100644 index 0000000..571d491 --- /dev/null +++ b/docs/DSP/html/globals_u.html @@ -0,0 +1,168 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- u -

+
+
+ + + + diff --git a/docs/DSP/html/globals_v.html b/docs/DSP/html/globals_v.html new file mode 100644 index 0000000..1daf2b8 --- /dev/null +++ b/docs/DSP/html/globals_v.html @@ -0,0 +1,180 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- v -

+
+
+ + + + diff --git a/docs/DSP/html/globals_vars.html b/docs/DSP/html/globals_vars.html new file mode 100644 index 0000000..a62a9c0 --- /dev/null +++ b/docs/DSP/html/globals_vars.html @@ -0,0 +1,263 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- a -

+
+
+ + + + diff --git a/docs/DSP/html/globals_vars_b.html b/docs/DSP/html/globals_vars_b.html new file mode 100644 index 0000000..333e3ab --- /dev/null +++ b/docs/DSP/html/globals_vars_b.html @@ -0,0 +1,187 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- b -

+
+
+ + + + diff --git a/docs/DSP/html/globals_vars_c.html b/docs/DSP/html/globals_vars_c.html new file mode 100644 index 0000000..2d74fad --- /dev/null +++ b/docs/DSP/html/globals_vars_c.html @@ -0,0 +1,314 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- c -

+
+
+ + + + diff --git a/docs/DSP/html/globals_vars_d.html b/docs/DSP/html/globals_vars_d.html new file mode 100644 index 0000000..6340064 --- /dev/null +++ b/docs/DSP/html/globals_vars_d.html @@ -0,0 +1,164 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- d -

+
+
+ + + + diff --git a/docs/DSP/html/globals_vars_e.html b/docs/DSP/html/globals_vars_e.html new file mode 100644 index 0000000..2dc5833 --- /dev/null +++ b/docs/DSP/html/globals_vars_e.html @@ -0,0 +1,167 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- e -

+
+
+ + + + diff --git a/docs/DSP/html/globals_vars_f.html b/docs/DSP/html/globals_vars_f.html new file mode 100644 index 0000000..9d5a6b9 --- /dev/null +++ b/docs/DSP/html/globals_vars_f.html @@ -0,0 +1,175 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- f -

+
+
+ + + + diff --git a/docs/DSP/html/globals_vars_g.html b/docs/DSP/html/globals_vars_g.html new file mode 100644 index 0000000..a076c85 --- /dev/null +++ b/docs/DSP/html/globals_vars_g.html @@ -0,0 +1,164 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- g -

+
+
+ + + + diff --git a/docs/DSP/html/globals_vars_i.html b/docs/DSP/html/globals_vars_i.html new file mode 100644 index 0000000..cc8ee03 --- /dev/null +++ b/docs/DSP/html/globals_vars_i.html @@ -0,0 +1,167 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- i -

+
+
+ + + + diff --git a/docs/DSP/html/globals_vars_l.html b/docs/DSP/html/globals_vars_l.html new file mode 100644 index 0000000..8f4852c --- /dev/null +++ b/docs/DSP/html/globals_vars_l.html @@ -0,0 +1,178 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- l -

+
+
+ + + + diff --git a/docs/DSP/html/globals_vars_m.html b/docs/DSP/html/globals_vars_m.html new file mode 100644 index 0000000..a723e6b --- /dev/null +++ b/docs/DSP/html/globals_vars_m.html @@ -0,0 +1,199 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- m -

+
+
+ + + + diff --git a/docs/DSP/html/globals_vars_n.html b/docs/DSP/html/globals_vars_n.html new file mode 100644 index 0000000..365ec14 --- /dev/null +++ b/docs/DSP/html/globals_vars_n.html @@ -0,0 +1,170 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- n -

+
+
+ + + + diff --git a/docs/DSP/html/globals_vars_o.html b/docs/DSP/html/globals_vars_o.html new file mode 100644 index 0000000..abbd22e --- /dev/null +++ b/docs/DSP/html/globals_vars_o.html @@ -0,0 +1,167 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- o -

+
+
+ + + + diff --git a/docs/DSP/html/globals_vars_r.html b/docs/DSP/html/globals_vars_r.html new file mode 100644 index 0000000..3fe01d1 --- /dev/null +++ b/docs/DSP/html/globals_vars_r.html @@ -0,0 +1,274 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- r -

+
+
+ + + + diff --git a/docs/DSP/html/globals_vars_s.html b/docs/DSP/html/globals_vars_s.html new file mode 100644 index 0000000..e44cf78 --- /dev/null +++ b/docs/DSP/html/globals_vars_s.html @@ -0,0 +1,213 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- s -

+
+
+ + + + diff --git a/docs/DSP/html/globals_vars_t.html b/docs/DSP/html/globals_vars_t.html new file mode 100644 index 0000000..985569a --- /dev/null +++ b/docs/DSP/html/globals_vars_t.html @@ -0,0 +1,356 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- t -

+
+
+ + + + diff --git a/docs/DSP/html/globals_vars_v.html b/docs/DSP/html/globals_vars_v.html new file mode 100644 index 0000000..3b1f6e4 --- /dev/null +++ b/docs/DSP/html/globals_vars_v.html @@ -0,0 +1,164 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- v -

+
+
+ + + + diff --git a/docs/DSP/html/globals_vars_w.html b/docs/DSP/html/globals_vars_w.html new file mode 100644 index 0000000..733aa0b --- /dev/null +++ b/docs/DSP/html/globals_vars_w.html @@ -0,0 +1,209 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- w -

+
+
+ + + + diff --git a/docs/DSP/html/globals_vars_x.html b/docs/DSP/html/globals_vars_x.html new file mode 100644 index 0000000..d0a0bfa --- /dev/null +++ b/docs/DSP/html/globals_vars_x.html @@ -0,0 +1,167 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+  + +

- x -

+
+
+ + + + diff --git a/docs/DSP/html/globals_w.html b/docs/DSP/html/globals_w.html new file mode 100644 index 0000000..76908fa --- /dev/null +++ b/docs/DSP/html/globals_w.html @@ -0,0 +1,213 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- w -

+
+
+ + + + diff --git a/docs/DSP/html/globals_x.html b/docs/DSP/html/globals_x.html new file mode 100644 index 0000000..0e251fa --- /dev/null +++ b/docs/DSP/html/globals_x.html @@ -0,0 +1,174 @@ + + + + + +Globals +CMSIS-DSP: Globals + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:
+ +

- x -

+
+
+ + + + diff --git a/docs/DSP/html/group__BasicAbs.html b/docs/DSP/html/group__BasicAbs.html new file mode 100644 index 0000000..db3cffa --- /dev/null +++ b/docs/DSP/html/group__BasicAbs.html @@ -0,0 +1,333 @@ + + + + + +Vector Absolute Value +CMSIS-DSP: Vector Absolute Value + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Vector Absolute Value
Basic Math Functions
+
+
+ + + + + + + + + + + + + + +

+Functions

void arm_abs_f32 (float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Floating-point vector absolute value. More...
 
void arm_abs_q15 (q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Q15 vector absolute value. More...
 
void arm_abs_q31 (q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Q31 vector absolute value. More...
 
void arm_abs_q7 (q7_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Q7 vector absolute value. More...
 
+

Description

+

Computes the absolute value of a vector on an element-by-element basis.

+
+    pDst[n] = abs(pSrc[n]),   0 <= n < blockSize.
+

The functions support in-place computation allowing the source and destination pointers to reference the same memory buffer. There are separate functions for floating-point, Q7, Q15, and Q31 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_abs_f32 (float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input buffer
[out]*pDstpoints to the output buffer
[in]blockSizenumber of samples in each vector
+
+
+
Returns
none.
+ +

References blockSize.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_abs_q15 (q15_t * pSrc,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input buffer
[out]*pDstpoints to the output buffer
[in]blockSizenumber of samples in each vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. The Q15 value -1 (0x8000) will be saturated to the maximum allowable positive value 0x7FFF.
+ +

References __PKHBT, __QSUB16(), __SIMD32_CONST, and blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_abs_q31 (q31_t * pSrc,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input buffer
[out]*pDstpoints to the output buffer
[in]blockSizenumber of samples in each vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. The Q31 value -1 (0x80000000) will be saturated to the maximum allowable positive value 0x7FFFFFFF.
+ +

References __QSUB(), and blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_abs_q7 (q7_t * pSrc,
q7_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input buffer
[out]*pDstpoints to the output buffer
[in]blockSizenumber of samples in each vector
+
+
+
Returns
none.
+
Conditions for optimum performance
Input and output buffers should be aligned by 32-bit
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. The Q7 value -1 (0x80) will be saturated to the maximum allowable positive value 0x7F.
+ +

References __QSUB8(), and blockSize.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__BasicAbs.js b/docs/DSP/html/group__BasicAbs.js new file mode 100644 index 0000000..acf9b22 --- /dev/null +++ b/docs/DSP/html/group__BasicAbs.js @@ -0,0 +1,7 @@ +var group__BasicAbs = +[ + [ "arm_abs_f32", "group__BasicAbs.html#ga421b6275f9d35f50286c0ff3beceff02", null ], + [ "arm_abs_q15", "group__BasicAbs.html#ga39f92964c9b649ba252e26ebe7b95594", null ], + [ "arm_abs_q31", "group__BasicAbs.html#ga59eafcdcdb52da60d37f20aec6ff4577", null ], + [ "arm_abs_q7", "group__BasicAbs.html#gadc30985e33fbf96802a5a7954dece3b1", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__BasicAdd.html b/docs/DSP/html/group__BasicAdd.html new file mode 100644 index 0000000..5d66e99 --- /dev/null +++ b/docs/DSP/html/group__BasicAdd.html @@ -0,0 +1,360 @@ + + + + + +Vector Addition +CMSIS-DSP: Vector Addition + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Vector Addition
Basic Math Functions
+
+
+ + + + + + + + + + + + + + +

+Functions

void arm_add_f32 (float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize)
 Floating-point vector addition. More...
 
void arm_add_q15 (q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize)
 Q15 vector addition. More...
 
void arm_add_q31 (q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize)
 Q31 vector addition. More...
 
void arm_add_q7 (q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize)
 Q7 vector addition. More...
 
+

Description

+

Element-by-element addition of two vectors.

+
+    pDst[n] = pSrcA[n] + pSrcB[n],   0 <= n < blockSize.
+

There are separate functions for floating-point, Q7, Q15, and Q31 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_add_f32 (float32_t * pSrcA,
float32_t * pSrcB,
float32_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input vector
[in]*pSrcBpoints to the second input vector
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in each vector
+
+
+
Returns
none.
+ +

References blockSize.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_add_q15 (q15_t * pSrcA,
q15_t * pSrcB,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input vector
[in]*pSrcBpoints to the second input vector
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in each vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] will be saturated.
+ +

References __QADD16(), __SIMD32, and blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_add_q31 (q31_t * pSrcA,
q31_t * pSrcB,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input vector
[in]*pSrcBpoints to the second input vector
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in each vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q31 range[0x80000000 0x7FFFFFFF] will be saturated.
+ +

References __QADD(), blockSize, and clip_q63_to_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_add_q7 (q7_t * pSrcA,
q7_t * pSrcB,
q7_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input vector
[in]*pSrcBpoints to the second input vector
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in each vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] will be saturated.
+ +

References __QADD8(), __SIMD32, and blockSize.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__BasicAdd.js b/docs/DSP/html/group__BasicAdd.js new file mode 100644 index 0000000..05136ba --- /dev/null +++ b/docs/DSP/html/group__BasicAdd.js @@ -0,0 +1,7 @@ +var group__BasicAdd = +[ + [ "arm_add_f32", "group__BasicAdd.html#ga6a904a547413b10565dd1d251c6bafbd", null ], + [ "arm_add_q15", "group__BasicAdd.html#gabb51285a41f511670bbff62fc0e1bf62", null ], + [ "arm_add_q31", "group__BasicAdd.html#ga24d6c3f7f8b9fae4847c0c3f26a39a3b", null ], + [ "arm_add_q7", "group__BasicAdd.html#gaed633f415a7840a66861debca2dfb96b", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__BasicMult.html b/docs/DSP/html/group__BasicMult.html new file mode 100644 index 0000000..c28163e --- /dev/null +++ b/docs/DSP/html/group__BasicMult.html @@ -0,0 +1,364 @@ + + + + + +Vector Multiplication +CMSIS-DSP: Vector Multiplication + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Vector Multiplication
Basic Math Functions
+
+
+ + + + + + + + + + + + + + +

+Functions

void arm_mult_f32 (float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize)
 Floating-point vector multiplication. More...
 
void arm_mult_q15 (q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize)
 Q15 vector multiplication. More...
 
void arm_mult_q31 (q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize)
 Q31 vector multiplication. More...
 
void arm_mult_q7 (q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize)
 Q7 vector multiplication. More...
 
+

Description

+

Element-by-element multiplication of two vectors.

+
+    pDst[n] = pSrcA[n] * pSrcB[n],   0 <= n < blockSize.
+

There are separate functions for floating-point, Q7, Q15, and Q31 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_mult_f32 (float32_t * pSrcA,
float32_t * pSrcB,
float32_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input vector
[in]*pSrcBpoints to the second input vector
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in each vector
+
+
+
Returns
none.
+ +

References blockSize.

+ +

Referenced by arm_dct4_f32(), and main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_mult_q15 (q15_t * pSrcA,
q15_t * pSrcB,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input vector
[in]*pSrcBpoints to the second input vector
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in each vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] will be saturated.
+ +

References __PKHBT, __SIMD32, and blockSize.

+ +

Referenced by arm_dct4_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_mult_q31 (q31_t * pSrcA,
q31_t * pSrcB,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input vector
[in]*pSrcBpoints to the second input vector
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in each vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q31 range[0x80000000 0x7FFFFFFF] will be saturated.
+ +

References blockSize, and clip_q63_to_q31().

+ +

Referenced by arm_dct4_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_mult_q7 (q7_t * pSrcA,
q7_t * pSrcB,
q7_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input vector
[in]*pSrcBpoints to the second input vector
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in each vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] will be saturated.
+ +

References __PACKq7, __SIMD32, and blockSize.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__BasicMult.js b/docs/DSP/html/group__BasicMult.js new file mode 100644 index 0000000..1d1d44d --- /dev/null +++ b/docs/DSP/html/group__BasicMult.js @@ -0,0 +1,7 @@ +var group__BasicMult = +[ + [ "arm_mult_f32", "group__BasicMult.html#gaca3f0b8227da431ab29225b88888aa32", null ], + [ "arm_mult_q15", "group__BasicMult.html#gafb0778d27ed98a2a6f2ecb7d48cc8c75", null ], + [ "arm_mult_q31", "group__BasicMult.html#ga3528c0f54a0607acc603f0490d3ca6c6", null ], + [ "arm_mult_q7", "group__BasicMult.html#ga16677275ed83ff0878da531e875c27ef", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__BasicSub.html b/docs/DSP/html/group__BasicSub.html new file mode 100644 index 0000000..848763c --- /dev/null +++ b/docs/DSP/html/group__BasicSub.html @@ -0,0 +1,360 @@ + + + + + +Vector Subtraction +CMSIS-DSP: Vector Subtraction + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Vector Subtraction
Basic Math Functions
+
+
+ + + + + + + + + + + + + + +

+Functions

void arm_sub_f32 (float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize)
 Floating-point vector subtraction. More...
 
void arm_sub_q15 (q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize)
 Q15 vector subtraction. More...
 
void arm_sub_q31 (q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize)
 Q31 vector subtraction. More...
 
void arm_sub_q7 (q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize)
 Q7 vector subtraction. More...
 
+

Description

+

Element-by-element subtraction of two vectors.

+
+    pDst[n] = pSrcA[n] - pSrcB[n],   0 <= n < blockSize.
+

There are separate functions for floating-point, Q7, Q15, and Q31 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_sub_f32 (float32_t * pSrcA,
float32_t * pSrcB,
float32_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input vector
[in]*pSrcBpoints to the second input vector
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in each vector
+
+
+
Returns
none.
+ +

References blockSize.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_sub_q15 (q15_t * pSrcA,
q15_t * pSrcB,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input vector
[in]*pSrcBpoints to the second input vector
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in each vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] will be saturated.
+ +

References __QSUB16(), __SIMD32, and blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_sub_q31 (q31_t * pSrcA,
q31_t * pSrcB,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input vector
[in]*pSrcBpoints to the second input vector
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in each vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] will be saturated.
+ +

References __QSUB(), blockSize, and clip_q63_to_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_sub_q7 (q7_t * pSrcA,
q7_t * pSrcB,
q7_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input vector
[in]*pSrcBpoints to the second input vector
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in each vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] will be saturated.
+ +

References __QSUB8(), __SIMD32, and blockSize.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__BasicSub.js b/docs/DSP/html/group__BasicSub.js new file mode 100644 index 0000000..2ea3f1e --- /dev/null +++ b/docs/DSP/html/group__BasicSub.js @@ -0,0 +1,7 @@ +var group__BasicSub = +[ + [ "arm_sub_f32", "group__BasicSub.html#ga7f975a472de286331134227c08aad826", null ], + [ "arm_sub_q15", "group__BasicSub.html#ga997a8ee93088d15bda23c325d455b588", null ], + [ "arm_sub_q31", "group__BasicSub.html#ga28aa6908d092752144413e21933dc878", null ], + [ "arm_sub_q7", "group__BasicSub.html#gab09941de7dfeb247e5c29b406a435fcc", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__BilinearInterpolate.html b/docs/DSP/html/group__BilinearInterpolate.html new file mode 100644 index 0000000..59488a0 --- /dev/null +++ b/docs/DSP/html/group__BilinearInterpolate.html @@ -0,0 +1,343 @@ + + + + + +Bilinear Interpolation +CMSIS-DSP: Bilinear Interpolation + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Bilinear Interpolation
Interpolation Functions
+
+
+ + + + + + + + + + + + + + +

+Functions

CMSIS_INLINE __STATIC_INLINE
+float32_t 		arm_bilinear_interp_f32 (const arm_bilinear_interp_instance_f32 *S, float32_t X, float32_t Y)
 Floating-point bilinear interpolation. More...
 
CMSIS_INLINE __STATIC_INLINE q31_t arm_bilinear_interp_q31 (arm_bilinear_interp_instance_q31 *S, q31_t X, q31_t Y)
 Q31 bilinear interpolation. More...
 
CMSIS_INLINE __STATIC_INLINE q15_t arm_bilinear_interp_q15 (arm_bilinear_interp_instance_q15 *S, q31_t X, q31_t Y)
 Q15 bilinear interpolation. More...
 
CMSIS_INLINE __STATIC_INLINE q7_t arm_bilinear_interp_q7 (arm_bilinear_interp_instance_q7 *S, q31_t X, q31_t Y)
 Q7 bilinear interpolation. More...
 
+

Description

+

Bilinear interpolation is an extension of linear interpolation applied to a two dimensional grid. The underlying function f(x, y) is sampled on a regular grid and the interpolation process determines values between the grid points. Bilinear interpolation is equivalent to two step linear interpolation, first in the x-dimension and then in the y-dimension. Bilinear interpolation is often used in image processing to rescale images. The CMSIS DSP library provides bilinear interpolation functions for Q7, Q15, Q31, and floating-point data types.

+

Algorithm

+
The instance structure used by the bilinear interpolation functions describes a two dimensional data table. For floating-point, the instance structure is defined as: 
+  typedef struct
+  {
+    uint16_t numRows;
+    uint16_t numCols;
+    float32_t *pData;
+} arm_bilinear_interp_instance_f32;
+
+
where numRows specifies the number of rows in the table; numCols specifies the number of columns in the table; and pData points to an array of size numRows*numCols values. The data table pTable is organized in row order and the supplied data values fall on integer indexes. That is, table element (x,y) is located at pTable[x + y*numCols] where x and y are integers.
+
Let (x, y) specify the desired interpolation point. Then define: 
+    XF = floor(x)
+    YF = floor(y)
+
+
The interpolated output point is computed as: 
+ f(x, y) = f(XF, YF) * (1-(x-XF)) * (1-(y-YF))
+          + f(XF+1, YF) * (x-XF)*(1-(y-YF))
+          + f(XF, YF+1) * (1-(x-XF))*(y-YF)
+          + f(XF+1, YF+1) * (x-XF)*(y-YF)
+
Note that the coordinates (x, y) contain integer and fractional components. The integer components specify which portion of the table to use while the fractional components control the interpolation processor.
+
if (x,y) are outside of the table boundary, Bilinear interpolation returns zero output.
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE float32_t arm_bilinear_interp_f32 (const arm_bilinear_interp_instance_f32 * S,
float32_t X,
float32_t Y 
)
+
+
Parameters
+ + + + +
[in,out]Spoints to an instance of the interpolation structure.
[in]Xinterpolation coordinate.
[in]Yinterpolation coordinate.
+
+
+
Returns
out interpolated value.
+ +

References arm_bilinear_interp_instance_f32::numCols, arm_bilinear_interp_instance_f32::numRows, and arm_bilinear_interp_instance_f32::pData.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE q15_t arm_bilinear_interp_q15 (arm_bilinear_interp_instance_q15 * S,
q31_t X,
q31_t Y 
)
+
+
Parameters
+ + + + +
[in,out]Spoints to an instance of the interpolation structure.
[in]Xinterpolation coordinate in 12.20 format.
[in]Yinterpolation coordinate in 12.20 format.
+
+
+
Returns
out interpolated value.
+ +

References arm_bilinear_interp_instance_q15::numCols, arm_bilinear_interp_instance_q15::numRows, and arm_bilinear_interp_instance_q15::pData.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE q31_t arm_bilinear_interp_q31 (arm_bilinear_interp_instance_q31 * S,
q31_t X,
q31_t Y 
)
+
+
Parameters
+ + + + +
[in,out]Spoints to an instance of the interpolation structure.
[in]Xinterpolation coordinate in 12.20 format.
[in]Yinterpolation coordinate in 12.20 format.
+
+
+
Returns
out interpolated value.
+ +

References arm_bilinear_interp_instance_q31::numCols, arm_bilinear_interp_instance_q31::numRows, and arm_bilinear_interp_instance_q31::pData.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE q7_t arm_bilinear_interp_q7 (arm_bilinear_interp_instance_q7 * S,
q31_t X,
q31_t Y 
)
+
+
Parameters
+ + + + +
[in,out]Spoints to an instance of the interpolation structure.
[in]Xinterpolation coordinate in 12.20 format.
[in]Yinterpolation coordinate in 12.20 format.
+
+
+
Returns
out interpolated value.
+ +

References arm_bilinear_interp_instance_q7::numCols, arm_bilinear_interp_instance_q7::numRows, and arm_bilinear_interp_instance_q7::pData.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__BilinearInterpolate.js b/docs/DSP/html/group__BilinearInterpolate.js new file mode 100644 index 0000000..5d1b9df --- /dev/null +++ b/docs/DSP/html/group__BilinearInterpolate.js @@ -0,0 +1,7 @@ +var group__BilinearInterpolate = +[ + [ "arm_bilinear_interp_f32", "group__BilinearInterpolate.html#gaba67d2ba2acbd428832f106de29b8627", null ], + [ "arm_bilinear_interp_q15", "group__BilinearInterpolate.html#ga5f9b61bcae6d9295d926810cf398dd53", null ], + [ "arm_bilinear_interp_q31", "group__BilinearInterpolate.html#ga79d374eda5d39e220b0423ba3cb90c6e", null ], + [ "arm_bilinear_interp_q7", "group__BilinearInterpolate.html#ga0a986d4a01039914a9d6e81e9a4ccda0", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__BiquadCascadeDF1.html b/docs/DSP/html/group__BiquadCascadeDF1.html new file mode 100644 index 0000000..46d4ca2 --- /dev/null +++ b/docs/DSP/html/group__BiquadCascadeDF1.html @@ -0,0 +1,660 @@ + + + + + +Biquad Cascade IIR Filters Using Direct Form I Structure +CMSIS-DSP: Biquad Cascade IIR Filters Using Direct Form I Structure + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Biquad Cascade IIR Filters Using Direct Form I Structure
Filtering Functions
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

void arm_biquad_cascade_df1_f32 (const arm_biquad_casd_df1_inst_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point Biquad cascade filter. More...
 
void arm_biquad_cascade_df1_fast_q15 (const arm_biquad_casd_df1_inst_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Fast but less precise processing function for the Q15 Biquad cascade filter for Cortex-M3 and Cortex-M4. More...
 
void arm_biquad_cascade_df1_fast_q31 (const arm_biquad_casd_df1_inst_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Fast but less precise processing function for the Q31 Biquad cascade filter for Cortex-M3 and Cortex-M4. More...
 
void arm_biquad_cascade_df1_init_f32 (arm_biquad_casd_df1_inst_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState)
 Initialization function for the floating-point Biquad cascade filter. More...
 
void arm_biquad_cascade_df1_init_q15 (arm_biquad_casd_df1_inst_q15 *S, uint8_t numStages, q15_t *pCoeffs, q15_t *pState, int8_t postShift)
 Initialization function for the Q15 Biquad cascade filter. More...
 
void arm_biquad_cascade_df1_init_q31 (arm_biquad_casd_df1_inst_q31 *S, uint8_t numStages, q31_t *pCoeffs, q31_t *pState, int8_t postShift)
 Initialization function for the Q31 Biquad cascade filter. More...
 
void arm_biquad_cascade_df1_q15 (const arm_biquad_casd_df1_inst_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 Biquad cascade filter. More...
 
void arm_biquad_cascade_df1_q31 (const arm_biquad_casd_df1_inst_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 Biquad cascade filter. More...
 
+

Description

+

This set of functions implements arbitrary order recursive (IIR) filters. The filters are implemented as a cascade of second order Biquad sections. The functions support Q15, Q31 and floating-point data types. Fast version of Q15 and Q31 also supported on CortexM4 and Cortex-M3.

+

The functions operate on blocks of input and output data and each call to the function processes blockSize samples through the filter. pSrc points to the array of input data and pDst points to the array of output data. Both arrays contain blockSize values.

+
Algorithm
Each Biquad stage implements a second order filter using the difference equation: 
+    y[n] = b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+
A Direct Form I algorithm is used with 5 coefficients and 4 state variables per stage.
+Biquad.gif +
+Single Biquad filter stage
+Coefficients b0, b1 and b2 multiply the input signal x[n] and are referred to as the feedforward coefficients. Coefficients a1 and a2 multiply the output signal y[n] and are referred to as the feedback coefficients. Pay careful attention to the sign of the feedback coefficients. Some design tools use the difference equation 
+    y[n] = b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] - a1 * y[n-1] - a2 * y[n-2]
+
In this case the feedback coefficients a1 and a2 must be negated when used with the CMSIS DSP Library.
+
Higher order filters are realized as a cascade of second order sections. numStages refers to the number of second order stages used. For example, an 8th order filter would be realized with numStages=4 second order stages.
+BiquadCascade.gif +
+8th order filter using a cascade of Biquad stages
+A 9th order filter would be realized with numStages=5 second order stages with the coefficients for one of the stages configured as a first order filter (b2=0 and a2=0).
+
The pState points to state variables array. Each Biquad stage has 4 state variables x[n-1], x[n-2], y[n-1], and y[n-2]. The state variables are arranged in the pState array as: 
+    {x[n-1], x[n-2], y[n-1], y[n-2]}
+
+
The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of 4*numStages values. The state variables are updated after each block of data is processed, the coefficients are untouched.
+
Instance Structure
The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable arrays cannot be shared. There are separate instance structure declarations for each of the 3 supported data types.
+
Init Functions
There is also an associated initialization function for each data type. The initialization function performs following operations:
    +
  • Sets the values of the internal structure fields.
    • +
  • Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numStages, pCoeffs, pState. Also set all of the values in pState to zero.
    • +
+
+
Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros before static initialization. The code below statically initializes each of the 3 different data type filter instance structures 
+    arm_biquad_casd_df1_inst_f32 S1 = {numStages, pState, pCoeffs};
+    arm_biquad_casd_df1_inst_q15 S2 = {numStages, pState, pCoeffs, postShift};
+    arm_biquad_casd_df1_inst_q31 S3 = {numStages, pState, pCoeffs, postShift};
+
where numStages is the number of Biquad stages in the filter; pState is the address of the state buffer; pCoeffs is the address of the coefficient buffer; postShift shift to be applied.
+
Fixed-Point Behavior
Care must be taken when using the Q15 and Q31 versions of the Biquad Cascade filter functions. Following issues must be considered:
    +
  • Scaling of coefficients
    • +
  • Filter gain
    • +
  • Overflow and saturation
    • +
+
+
Scaling of coefficients: Filter coefficients are represented as fractional values and coefficients are restricted to lie in the range [-1 +1). The fixed-point functions have an additional scaling parameter postShift which allow the filter coefficients to exceed the range [+1 -1). At the output of the filter's accumulator is a shift register which shifts the result by postShift bits.
+BiquadPostshift.gif +
+Fixed-point Biquad with shift by postShift bits after accumulator
+This essentially scales the filter coefficients by 2^postShift. For example, to realize the coefficients 
+   {1.5, -0.8, 1.2, 1.6, -0.9}
+
set the pCoeffs array to: 
+   {0.75, -0.4, 0.6, 0.8, -0.45}
+
and set postShift=1
+
Filter gain: The frequency response of a Biquad filter is a function of its coefficients. It is possible for the gain through the filter to exceed 1.0 meaning that the filter increases the amplitude of certain frequencies. This means that an input signal with amplitude < 1.0 may result in an output > 1.0 and these are saturated or overflowed based on the implementation of the filter. To avoid this behavior the filter needs to be scaled down such that its peak gain < 1.0 or the input signal must be scaled down so that the combination of input and filter are never overflowed.
+
Overflow and saturation: For Q15 and Q31 versions, it is described separately as part of the function specific documentation below.
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_biquad_cascade_df1_f32 (const arm_biquad_casd_df1_inst_f32 * S,
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the floating-point Biquad cascade structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data.
[in]blockSizenumber of samples to process per call.
+
+
+
Returns
none.
+ +

References blockSize, arm_biquad_casd_df1_inst_f32::numStages, arm_biquad_casd_df1_inst_f32::pCoeffs, and arm_biquad_casd_df1_inst_f32::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_biquad_cascade_df1_fast_q15 (const arm_biquad_casd_df1_inst_q15 * S,
q15_t * pSrc,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q15 Biquad cascade structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data.
[in]blockSizenumber of samples to process per call.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around and distorts the result. In order to avoid overflows completely the input signal must be scaled down by two bits and lie in the range [-0.25 +0.25). The 2.30 accumulator is then shifted by postShift bits and the result truncated to 1.15 format by discarding the low 16 bits.
+
Refer to the function arm_biquad_cascade_df1_q15() for a slower implementation of this function which uses 64-bit accumulation to avoid wrap around distortion. Both the slow and the fast versions use the same instance structure. Use the function arm_biquad_cascade_df1_init_q15() to initialize the filter structure.
+ +

References __PKHBT, __SIMD32, __SMLAD(), __SMUAD(), __SMUADX(), arm_biquad_casd_df1_inst_q15::numStages, arm_biquad_casd_df1_inst_q15::pCoeffs, arm_biquad_casd_df1_inst_q15::postShift, and arm_biquad_casd_df1_inst_q15::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_biquad_cascade_df1_fast_q31 (const arm_biquad_casd_df1_inst_q31 * S,
q31_t * pSrc,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q31 Biquad cascade structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data.
[in]blockSizenumber of samples to process per call.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
This function is optimized for speed at the expense of fixed-point precision and overflow protection. The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format. These intermediate results are added to a 2.30 accumulator. Finally, the accumulator is saturated and converted to a 1.31 result. The fast version has the same overflow behavior as the standard version and provides less precision since it discards the low 32 bits of each multiplication result. In order to avoid overflows completely the input signal must be scaled down by two bits and lie in the range [-0.25 +0.25). Use the intialization function arm_biquad_cascade_df1_init_q31() to initialize filter structure.
+
Refer to the function arm_biquad_cascade_df1_q31() for a slower implementation of this function which uses 64-bit accumulation to provide higher precision. Both the slow and the fast versions use the same instance structure. Use the function arm_biquad_cascade_df1_init_q31() to initialize the filter structure.
+ +

References mult_32x32_keep32_R, multAcc_32x32_keep32_R, arm_biquad_casd_df1_inst_q31::numStages, arm_biquad_casd_df1_inst_q31::pCoeffs, arm_biquad_casd_df1_inst_q31::postShift, and arm_biquad_casd_df1_inst_q31::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_biquad_cascade_df1_init_f32 (arm_biquad_casd_df1_inst_f32 * S,
uint8_t numStages,
float32_t * pCoeffs,
float32_t * pState 
)
+
+
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the floating-point Biquad cascade structure.
[in]numStagesnumber of 2nd order stages in the filter.
[in]*pCoeffspoints to the filter coefficients array.
[in]*pStatepoints to the state array.
+
+
+
Returns
none
+

Coefficient and State Ordering:

+
The coefficients are stored in the array pCoeffs in the following order: 
+    {b10, b11, b12, a11, a12, b20, b21, b22, a21, a22, ...}
+
+
where b1x and a1x are the coefficients for the first stage, b2x and a2x are the coefficients for the second stage, and so on. The pCoeffs array contains a total of 5*numStages values.
+
The pState is a pointer to state array. Each Biquad stage has 4 state variables x[n-1], x[n-2], y[n-1], and y[n-2]. The state variables are arranged in the pState array as: 
+    {x[n-1], x[n-2], y[n-1], y[n-2]}
+
The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of 4*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.
+ +

References arm_biquad_casd_df1_inst_f32::numStages, arm_biquad_casd_df1_inst_f32::pCoeffs, and arm_biquad_casd_df1_inst_f32::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_biquad_cascade_df1_init_q15 (arm_biquad_casd_df1_inst_q15 * S,
uint8_t numStages,
q15_t * pCoeffs,
q15_t * pState,
int8_t postShift 
)
+
+
Parameters
+ + + + + + +
[in,out]*Spoints to an instance of the Q15 Biquad cascade structure.
[in]numStagesnumber of 2nd order stages in the filter.
[in]*pCoeffspoints to the filter coefficients.
[in]*pStatepoints to the state buffer.
[in]postShiftShift to be applied to the accumulator result. Varies according to the coefficients format
+
+
+
Returns
none
+

Coefficient and State Ordering:

+
The coefficients are stored in the array pCoeffs in the following order: 
+    {b10, 0, b11, b12, a11, a12, b20, 0, b21, b22, a21, a22, ...}
+
where b1x and a1x are the coefficients for the first stage, b2x and a2x are the coefficients for the second stage, and so on. The pCoeffs array contains a total of 6*numStages values. The zero coefficient between b1 and b2 facilities use of 16-bit SIMD instructions on the Cortex-M4.
+
The state variables are stored in the array pState. Each Biquad stage has 4 state variables x[n-1], x[n-2], y[n-1], and y[n-2]. The state variables are arranged in the pState array as: 
+    {x[n-1], x[n-2], y[n-1], y[n-2]}
+
The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of 4*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.
+ +

References arm_biquad_casd_df1_inst_q15::numStages, arm_biquad_casd_df1_inst_q15::pCoeffs, arm_biquad_casd_df1_inst_q15::postShift, and arm_biquad_casd_df1_inst_q15::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_biquad_cascade_df1_init_q31 (arm_biquad_casd_df1_inst_q31 * S,
uint8_t numStages,
q31_t * pCoeffs,
q31_t * pState,
int8_t postShift 
)
+
+
Parameters
+ + + + + + +
[in,out]*Spoints to an instance of the Q31 Biquad cascade structure.
[in]numStagesnumber of 2nd order stages in the filter.
[in]*pCoeffspoints to the filter coefficients buffer.
[in]*pStatepoints to the state buffer.
[in]postShiftShift to be applied after the accumulator. Varies according to the coefficients format
+
+
+
Returns
none
+

Coefficient and State Ordering:

+
The coefficients are stored in the array pCoeffs in the following order: 
+    {b10, b11, b12, a11, a12, b20, b21, b22, a21, a22, ...}
+
where b1x and a1x are the coefficients for the first stage, b2x and a2x are the coefficients for the second stage, and so on. The pCoeffs array contains a total of 5*numStages values.
+
The pState points to state variables array. Each Biquad stage has 4 state variables x[n-1], x[n-2], y[n-1], and y[n-2]. The state variables are arranged in the pState array as: 
+    {x[n-1], x[n-2], y[n-1], y[n-2]}
+
The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of 4*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.
+ +

References arm_biquad_casd_df1_inst_q31::numStages, arm_biquad_casd_df1_inst_q31::pCoeffs, arm_biquad_casd_df1_inst_q31::postShift, and arm_biquad_casd_df1_inst_q31::pState.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_biquad_cascade_df1_q15 (const arm_biquad_casd_df1_inst_q15 * S,
q15_t * pSrc,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q15 Biquad cascade structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the location where the output result is written.
[in]blockSizenumber of samples to process per call.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 64-bit internal accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. The accumulator is then shifted by postShift bits to truncate the result to 1.15 format by discarding the low 16 bits. Finally, the result is saturated to 1.15 format.
+
Refer to the function arm_biquad_cascade_df1_fast_q15() for a faster but less precise implementation of this filter for Cortex-M3 and Cortex-M4.
+ +

References __PKHBT, __SIMD32, __SMLALD(), __SMUAD(), __SMUADX(), arm_biquad_casd_df1_inst_q15::numStages, arm_biquad_casd_df1_inst_q15::pCoeffs, arm_biquad_casd_df1_inst_q15::postShift, and arm_biquad_casd_df1_inst_q15::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_biquad_cascade_df1_q31 (const arm_biquad_casd_df1_inst_q31 * S,
q31_t * pSrc,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q31 Biquad cascade structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data.
[in]blockSizenumber of samples to process per call.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by 2 bits and lie in the range [-0.25 +0.25). After all 5 multiply-accumulates are performed, the 2.62 accumulator is shifted by postShift bits and the result truncated to 1.31 format by discarding the low 32 bits.
+
Refer to the function arm_biquad_cascade_df1_fast_q31() for a faster but less precise implementation of this filter for Cortex-M3 and Cortex-M4.
+ +

References blockSize, arm_biquad_casd_df1_inst_q31::numStages, arm_biquad_casd_df1_inst_q31::pCoeffs, arm_biquad_casd_df1_inst_q31::postShift, and arm_biquad_casd_df1_inst_q31::pState.

+ +

Referenced by main().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__BiquadCascadeDF1.js b/docs/DSP/html/group__BiquadCascadeDF1.js new file mode 100644 index 0000000..ad723d2 --- /dev/null +++ b/docs/DSP/html/group__BiquadCascadeDF1.js @@ -0,0 +1,11 @@ +var group__BiquadCascadeDF1 = +[ + [ "arm_biquad_cascade_df1_f32", "group__BiquadCascadeDF1.html#gaa0dbe330d763e3c1d8030b3ef12d5bdc", null ], + [ "arm_biquad_cascade_df1_fast_q15", "group__BiquadCascadeDF1.html#gaffb9792c0220882efd4c58f3c6a05fd7", null ], + [ "arm_biquad_cascade_df1_fast_q31", "group__BiquadCascadeDF1.html#ga456390f5e448afad3a38bed7d6e380e3", null ], + [ "arm_biquad_cascade_df1_init_f32", "group__BiquadCascadeDF1.html#ga8e73b69a788e681a61bccc8959d823c5", null ], + [ "arm_biquad_cascade_df1_init_q15", "group__BiquadCascadeDF1.html#gad54c724132f6d742a444eb6df0e9c731", null ], + [ "arm_biquad_cascade_df1_init_q31", "group__BiquadCascadeDF1.html#gaf42a44f9b16d61e636418c83eefe577b", null ], + [ "arm_biquad_cascade_df1_q15", "group__BiquadCascadeDF1.html#gadd66a0aefdc645031d607b0a5b37a942", null ], + [ "arm_biquad_cascade_df1_q31", "group__BiquadCascadeDF1.html#ga27b0c54da702713976e5202d20b4473f", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__BiquadCascadeDF1__32x64.html b/docs/DSP/html/group__BiquadCascadeDF1__32x64.html new file mode 100644 index 0000000..4e73dce --- /dev/null +++ b/docs/DSP/html/group__BiquadCascadeDF1__32x64.html @@ -0,0 +1,306 @@ + + + + + +High Precision Q31 Biquad Cascade Filter +CMSIS-DSP: High Precision Q31 Biquad Cascade Filter + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
High Precision Q31 Biquad Cascade Filter
Filtering Functions
+
+
+ + + + + + +

+Functions

void arm_biquad_cas_df1_32x64_init_q31 (arm_biquad_cas_df1_32x64_ins_q31 *S, uint8_t numStages, q31_t *pCoeffs, q63_t *pState, uint8_t postShift)
 
void arm_biquad_cas_df1_32x64_q31 (const arm_biquad_cas_df1_32x64_ins_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 
+

Description

+

This function implements a high precision Biquad cascade filter which operates on Q31 data values. The filter coefficients are in 1.31 format and the state variables are in 1.63 format. The double precision state variables reduce quantization noise in the filter and provide a cleaner output. These filters are particularly useful when implementing filters in which the singularities are close to the unit circle. This is common for low pass or high pass filters with very low cutoff frequencies.

+

The function operates on blocks of input and output data and each call to the function processes blockSize samples through the filter. pSrc and pDst points to input and output arrays containing blockSize Q31 values.

+
Algorithm
Each Biquad stage implements a second order filter using the difference equation: 
+    y[n] = b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+
A Direct Form I algorithm is used with 5 coefficients and 4 state variables per stage.
+Biquad.gif +
+Single Biquad filter stage
+Coefficients b0, b1, and b2 multiply the input signal x[n] and are referred to as the feedforward coefficients. Coefficients a1 and a2 multiply the output signal y[n] and are referred to as the feedback coefficients. Pay careful attention to the sign of the feedback coefficients. Some design tools use the difference equation 
+    y[n] = b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] - a1 * y[n-1] - a2 * y[n-2]
+
In this case the feedback coefficients a1 and a2 must be negated when used with the CMSIS DSP Library.
+
Higher order filters are realized as a cascade of second order sections. numStages refers to the number of second order stages used. For example, an 8th order filter would be realized with numStages=4 second order stages.
+BiquadCascade.gif +
+8th order filter using a cascade of Biquad stages
+A 9th order filter would be realized with numStages=5 second order stages with the coefficients for one of the stages configured as a first order filter (b2=0 and a2=0).
+
The pState points to state variables array . Each Biquad stage has 4 state variables x[n-1], x[n-2], y[n-1], and y[n-2] and each state variable in 1.63 format to improve precision. The state variables are arranged in the array as: 
+    {x[n-1], x[n-2], y[n-1], y[n-2]}
+
+
The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of 4*numStages values of data in 1.63 format. The state variables are updated after each block of data is processed; the coefficients are untouched.
+
Instance Structure
The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable arrays cannot be shared.
+
Init Function
There is also an associated initialization function which performs the following operations:
    +
  • Sets the values of the internal structure fields.
    • +
  • Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numStages, pCoeffs, postShift, pState. Also set all of the values in pState to zero.
    • +
+
+
Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros before static initialization. For example, to statically initialize the filter instance structure use 
+    arm_biquad_cas_df1_32x64_ins_q31 S1 = {numStages, pState, pCoeffs, postShift};
+
where numStages is the number of Biquad stages in the filter; pState is the address of the state buffer; pCoeffs is the address of the coefficient buffer; postShift shift to be applied which is described in detail below.
+
Fixed-Point Behavior
Care must be taken while using Biquad Cascade 32x64 filter function. Following issues must be considered:
    +
  • Scaling of coefficients
    • +
  • Filter gain
    • +
  • Overflow and saturation
    • +
+
+
Filter coefficients are represented as fractional values and restricted to lie in the range [-1 +1). The processing function has an additional scaling parameter postShift which allows the filter coefficients to exceed the range [+1 -1). At the output of the filter's accumulator is a shift register which shifts the result by postShift bits.
+BiquadPostshift.gif +
+Fixed-point Biquad with shift by postShift bits after accumulator
+This essentially scales the filter coefficients by 2^postShift. For example, to realize the coefficients 
+   {1.5, -0.8, 1.2, 1.6, -0.9}
+
set the Coefficient array to: 
+   {0.75, -0.4, 0.6, 0.8, -0.45}
+
and set postShift=1
+
The second thing to keep in mind is the gain through the filter. The frequency response of a Biquad filter is a function of its coefficients. It is possible for the gain through the filter to exceed 1.0 meaning that the filter increases the amplitude of certain frequencies. This means that an input signal with amplitude < 1.0 may result in an output > 1.0 and these are saturated or overflowed based on the implementation of the filter. To avoid this behavior the filter needs to be scaled down such that its peak gain < 1.0 or the input signal must be scaled down so that the combination of input and filter are never overflowed.
+
The third item to consider is the overflow and saturation behavior of the fixed-point Q31 version. This is described in the function specific documentation below.
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_biquad_cas_df1_32x64_init_q31 (arm_biquad_cas_df1_32x64_ins_q31 * S,
uint8_t numStages,
q31_t * pCoeffs,
q63_t * pState,
uint8_t postShift 
)
+
+
Parameters
+ + + + + + +
[in,out]*Spoints to an instance of the high precision Q31 Biquad cascade filter structure.
[in]numStagesnumber of 2nd order stages in the filter.
[in]*pCoeffspoints to the filter coefficients.
[in]*pStatepoints to the state buffer.
[in]postShiftShift to be applied after the accumulator. Varies according to the coefficients format.
+
+
+
Returns
none
+

Coefficient and State Ordering:

+
The coefficients are stored in the array pCoeffs in the following order: 
+    {b10, b11, b12, a11, a12, b20, b21, b22, a21, a22, ...}
+
where b1x and a1x are the coefficients for the first stage, b2x and a2x are the coefficients for the second stage, and so on. The pCoeffs array contains a total of 5*numStages values.
+
The pState points to state variables array and size of each state variable is 1.63 format. Each Biquad stage has 4 state variables x[n-1], x[n-2], y[n-1], and y[n-2]. The state variables are arranged in the state array as: 
+    {x[n-1], x[n-2], y[n-1], y[n-2]}
+
The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on. The state array has a total length of 4*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.
+ +

References arm_biquad_cas_df1_32x64_ins_q31::numStages, arm_biquad_cas_df1_32x64_ins_q31::pCoeffs, arm_biquad_cas_df1_32x64_ins_q31::postShift, and arm_biquad_cas_df1_32x64_ins_q31::pState.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_biquad_cas_df1_32x64_q31 (const arm_biquad_cas_df1_32x64_ins_q31 * S,
q31_t * pSrc,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the high precision Q31 Biquad cascade filter.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data.
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+
The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by 2 bits and lie in the range [-0.25 +0.25). After all 5 multiply-accumulates are performed, the 2.62 accumulator is shifted by postShift bits and the result truncated to 1.31 format by discarding the low 32 bits.
+
Two related functions are provided in the CMSIS DSP library. arm_biquad_cascade_df1_q31() implements a Biquad cascade with 32-bit coefficients and state variables with a Q63 accumulator. arm_biquad_cascade_df1_fast_q31() implements a Biquad cascade with 32-bit coefficients and state variables with a Q31 accumulator.
+ +

References blockSize, mult32x64(), arm_biquad_cas_df1_32x64_ins_q31::numStages, arm_biquad_cas_df1_32x64_ins_q31::pCoeffs, arm_biquad_cas_df1_32x64_ins_q31::postShift, and arm_biquad_cas_df1_32x64_ins_q31::pState.

+ +

Referenced by main().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__BiquadCascadeDF1__32x64.js b/docs/DSP/html/group__BiquadCascadeDF1__32x64.js new file mode 100644 index 0000000..e4150a7 --- /dev/null +++ b/docs/DSP/html/group__BiquadCascadeDF1__32x64.js @@ -0,0 +1,5 @@ +var group__BiquadCascadeDF1__32x64 = +[ + [ "arm_biquad_cas_df1_32x64_init_q31", "group__BiquadCascadeDF1__32x64.html#ga44900cecb8083afcaabf905ffcd656bb", null ], + [ "arm_biquad_cas_df1_32x64_q31", "group__BiquadCascadeDF1__32x64.html#ga953a83e69685de6575cff37feb358a93", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__BiquadCascadeDF2T.html b/docs/DSP/html/group__BiquadCascadeDF2T.html new file mode 100644 index 0000000..65ab903 --- /dev/null +++ b/docs/DSP/html/group__BiquadCascadeDF2T.html @@ -0,0 +1,533 @@ + + + + + +Biquad Cascade IIR Filters Using a Direct Form II Transposed Structure +CMSIS-DSP: Biquad Cascade IIR Filters Using a Direct Form II Transposed Structure + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Biquad Cascade IIR Filters Using a Direct Form II Transposed Structure
Filtering Functions
+
+
+ + + + + + + + + + + + + + + + + + + + +

+Functions

LOW_OPTIMIZATION_ENTER void arm_biquad_cascade_df2T_f32 (const arm_biquad_cascade_df2T_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point transposed direct form II Biquad cascade filter. More...
 
LOW_OPTIMIZATION_ENTER void arm_biquad_cascade_df2T_f64 (const arm_biquad_cascade_df2T_instance_f64 *S, float64_t *pSrc, float64_t *pDst, uint32_t blockSize)
 Processing function for the floating-point transposed direct form II Biquad cascade filter. More...
 
void arm_biquad_cascade_df2T_init_f32 (arm_biquad_cascade_df2T_instance_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState)
 Initialization function for the floating-point transposed direct form II Biquad cascade filter. More...
 
void arm_biquad_cascade_df2T_init_f64 (arm_biquad_cascade_df2T_instance_f64 *S, uint8_t numStages, float64_t *pCoeffs, float64_t *pState)
 Initialization function for the floating-point transposed direct form II Biquad cascade filter. More...
 
LOW_OPTIMIZATION_ENTER void arm_biquad_cascade_stereo_df2T_f32 (const arm_biquad_cascade_stereo_df2T_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point transposed direct form II Biquad cascade filter. More...
 
void arm_biquad_cascade_stereo_df2T_init_f32 (arm_biquad_cascade_stereo_df2T_instance_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState)
 Initialization function for the floating-point transposed direct form II Biquad cascade filter. More...
 
+

Description

+

This set of functions implements arbitrary order recursive (IIR) filters using a transposed direct form II structure. The filters are implemented as a cascade of second order Biquad sections. These functions provide a slight memory savings as compared to the direct form I Biquad filter functions. Only floating-point data is supported.

+

This function operate on blocks of input and output data and each call to the function processes blockSize samples through the filter. pSrc points to the array of input data and pDst points to the array of output data. Both arrays contain blockSize values.

+
Algorithm
Each Biquad stage implements a second order filter using the difference equation: 
+   y[n] = b0 * x[n] + d1
+   d1 = b1 * x[n] + a1 * y[n] + d2
+   d2 = b2 * x[n] + a2 * y[n]
+
where d1 and d2 represent the two state values.
+
A Biquad filter using a transposed Direct Form II structure is shown below.
+BiquadDF2Transposed.gif +
+Single transposed Direct Form II Biquad
+Coefficients b0, b1, and b2 multiply the input signal x[n] and are referred to as the feedforward coefficients. Coefficients a1 and a2 multiply the output signal y[n] and are referred to as the feedback coefficients. Pay careful attention to the sign of the feedback coefficients. Some design tools flip the sign of the feedback coefficients: 
+   y[n] = b0 * x[n] + d1;
+   d1 = b1 * x[n] - a1 * y[n] + d2;
+   d2 = b2 * x[n] - a2 * y[n];
+
In this case the feedback coefficients a1 and a2 must be negated when used with the CMSIS DSP Library.
+
Higher order filters are realized as a cascade of second order sections. numStages refers to the number of second order stages used. For example, an 8th order filter would be realized with numStages=4 second order stages. A 9th order filter would be realized with numStages=5 second order stages with the coefficients for one of the stages configured as a first order filter (b2=0 and a2=0).
+
pState points to the state variable array. Each Biquad stage has 2 state variables d1 and d2. The state variables are arranged in the pState array as: 
+    {d11, d12, d21, d22, ...}
+
where d1x refers to the state variables for the first Biquad and d2x refers to the state variables for the second Biquad. The state array has a total length of 2*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.
+
The CMSIS library contains Biquad filters in both Direct Form I and transposed Direct Form II. The advantage of the Direct Form I structure is that it is numerically more robust for fixed-point data types. That is why the Direct Form I structure supports Q15 and Q31 data types. The transposed Direct Form II structure, on the other hand, requires a wide dynamic range for the state variables d1 and d2. Because of this, the CMSIS library only has a floating-point version of the Direct Form II Biquad. The advantage of the Direct Form II Biquad is that it requires half the number of state variables, 2 rather than 4, per Biquad stage.
+
Instance Structure
The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable arrays cannot be shared.
+
Init Functions
There is also an associated initialization function. The initialization function performs following operations:
    +
  • Sets the values of the internal structure fields.
    • +
  • Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numStages, pCoeffs, pState. Also set all of the values in pState to zero.
    • +
+
+
Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros before static initialization. For example, to statically initialize the instance structure use 
+    arm_biquad_cascade_df2T_instance_f32 S1 = {numStages, pState, pCoeffs};
+
where numStages is the number of Biquad stages in the filter; pState is the address of the state buffer. pCoeffs is the address of the coefficient buffer;
+

This set of functions implements arbitrary order recursive (IIR) filters using a transposed direct form II structure. The filters are implemented as a cascade of second order Biquad sections. These functions provide a slight memory savings as compared to the direct form I Biquad filter functions. Only floating-point data is supported.

+

This function operate on blocks of input and output data and each call to the function processes blockSize samples through the filter. pSrc points to the array of input data and pDst points to the array of output data. Both arrays contain blockSize values.

+
Algorithm
Each Biquad stage implements a second order filter using the difference equation: 
+   y[n] = b0 * x[n] + d1
+   d1 = b1 * x[n] + a1 * y[n] + d2
+   d2 = b2 * x[n] + a2 * y[n]
+
where d1 and d2 represent the two state values.
+
A Biquad filter using a transposed Direct Form II structure is shown below.
+BiquadDF2Transposed.gif +
+Single transposed Direct Form II Biquad
+Coefficients b0, b1, and b2 multiply the input signal x[n] and are referred to as the feedforward coefficients. Coefficients a1 and a2 multiply the output signal y[n] and are referred to as the feedback coefficients. Pay careful attention to the sign of the feedback coefficients. Some design tools flip the sign of the feedback coefficients: 
+   y[n] = b0 * x[n] + d1;
+   d1 = b1 * x[n] - a1 * y[n] + d2;
+   d2 = b2 * x[n] - a2 * y[n];
+
In this case the feedback coefficients a1 and a2 must be negated when used with the CMSIS DSP Library.
+
Higher order filters are realized as a cascade of second order sections. numStages refers to the number of second order stages used. For example, an 8th order filter would be realized with numStages=4 second order stages. A 9th order filter would be realized with numStages=5 second order stages with the coefficients for one of the stages configured as a first order filter (b2=0 and a2=0).
+
pState points to the state variable array. Each Biquad stage has 2 state variables d1 and d2. The state variables are arranged in the pState array as: 
+    {d11, d12, d21, d22, ...}
+
where d1x refers to the state variables for the first Biquad and d2x refers to the state variables for the second Biquad. The state array has a total length of 2*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.
+
The CMSIS library contains Biquad filters in both Direct Form I and transposed Direct Form II. The advantage of the Direct Form I structure is that it is numerically more robust for fixed-point data types. That is why the Direct Form I structure supports Q15 and Q31 data types. The transposed Direct Form II structure, on the other hand, requires a wide dynamic range for the state variables d1 and d2. Because of this, the CMSIS library only has a floating-point version of the Direct Form II Biquad. The advantage of the Direct Form II Biquad is that it requires half the number of state variables, 2 rather than 4, per Biquad stage.
+
Instance Structure
The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable arrays cannot be shared.
+
Init Functions
There is also an associated initialization function. The initialization function performs following operations:
    +
  • Sets the values of the internal structure fields.
    • +
  • Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numStages, pCoeffs, pState. Also set all of the values in pState to zero.
    • +
+
+
Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros before static initialization. For example, to statically initialize the instance structure use 
+    arm_biquad_cascade_df2T_instance_f64 S1 = {numStages, pState, pCoeffs};
+
where numStages is the number of Biquad stages in the filter; pState is the address of the state buffer. pCoeffs is the address of the coefficient buffer;
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
LOW_OPTIMIZATION_ENTER void arm_biquad_cascade_df2T_f32 (const arm_biquad_cascade_df2T_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the filter data structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+ +

References blockSize, arm_biquad_cascade_df2T_instance_f32::numStages, arm_biquad_cascade_df2T_instance_f32::pCoeffs, and arm_biquad_cascade_df2T_instance_f32::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
LOW_OPTIMIZATION_ENTER void arm_biquad_cascade_df2T_f64 (const arm_biquad_cascade_df2T_instance_f64 * S,
float64_t * pSrc,
float64_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the filter data structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+ +

References blockSize, arm_biquad_cascade_df2T_instance_f64::numStages, arm_biquad_cascade_df2T_instance_f64::pCoeffs, and arm_biquad_cascade_df2T_instance_f64::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_biquad_cascade_df2T_init_f32 (arm_biquad_cascade_df2T_instance_f32 * S,
uint8_t numStages,
float32_t * pCoeffs,
float32_t * pState 
)
+
+
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the filter data structure.
[in]numStagesnumber of 2nd order stages in the filter.
[in]*pCoeffspoints to the filter coefficients.
[in]*pStatepoints to the state buffer.
+
+
+
Returns
none
+

Coefficient and State Ordering:

+
The coefficients are stored in the array pCoeffs in the following order: 
+    {b10, b11, b12, a11, a12, b20, b21, b22, a21, a22, ...}
+
+
where b1x and a1x are the coefficients for the first stage, b2x and a2x are the coefficients for the second stage, and so on. The pCoeffs array contains a total of 5*numStages values.
+
The pState is a pointer to state array. Each Biquad stage has 2 state variables d1, and d2. The 2 state variables for stage 1 are first, then the 2 state variables for stage 2, and so on. The state array has a total length of 2*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.
+ +

References arm_biquad_cascade_df2T_instance_f32::numStages, arm_biquad_cascade_df2T_instance_f32::pCoeffs, and arm_biquad_cascade_df2T_instance_f32::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_biquad_cascade_df2T_init_f64 (arm_biquad_cascade_df2T_instance_f64 * S,
uint8_t numStages,
float64_t * pCoeffs,
float64_t * pState 
)
+
+
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the filter data structure.
[in]numStagesnumber of 2nd order stages in the filter.
[in]*pCoeffspoints to the filter coefficients.
[in]*pStatepoints to the state buffer.
+
+
+
Returns
none
+

Coefficient and State Ordering:

+
The coefficients are stored in the array pCoeffs in the following order: 
+    {b10, b11, b12, a11, a12, b20, b21, b22, a21, a22, ...}
+
+
where b1x and a1x are the coefficients for the first stage, b2x and a2x are the coefficients for the second stage, and so on. The pCoeffs array contains a total of 5*numStages values.
+
The pState is a pointer to state array. Each Biquad stage has 2 state variables d1, and d2. The 2 state variables for stage 1 are first, then the 2 state variables for stage 2, and so on. The state array has a total length of 2*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.
+ +

References arm_biquad_cascade_df2T_instance_f64::numStages, arm_biquad_cascade_df2T_instance_f64::pCoeffs, and arm_biquad_cascade_df2T_instance_f64::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
LOW_OPTIMIZATION_ENTER void arm_biquad_cascade_stereo_df2T_f32 (const arm_biquad_cascade_stereo_df2T_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize 
)
+
+

Processing function for the floating-point transposed direct form II Biquad cascade filter. 2 channels.

+
Parameters
+ + + + + +
[in]*Spoints to an instance of the filter data structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+ +

References blockSize, arm_biquad_cascade_stereo_df2T_instance_f32::numStages, arm_biquad_cascade_stereo_df2T_instance_f32::pCoeffs, and arm_biquad_cascade_stereo_df2T_instance_f32::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_biquad_cascade_stereo_df2T_init_f32 (arm_biquad_cascade_stereo_df2T_instance_f32 * S,
uint8_t numStages,
float32_t * pCoeffs,
float32_t * pState 
)
+
+
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the filter data structure.
[in]numStagesnumber of 2nd order stages in the filter.
[in]*pCoeffspoints to the filter coefficients.
[in]*pStatepoints to the state buffer.
+
+
+
Returns
none
+

Coefficient and State Ordering:

+
The coefficients are stored in the array pCoeffs in the following order: 
+    {b10, b11, b12, a11, a12, b20, b21, b22, a21, a22, ...}
+
+
where b1x and a1x are the coefficients for the first stage, b2x and a2x are the coefficients for the second stage, and so on. The pCoeffs array contains a total of 5*numStages values.
+
The pState is a pointer to state array. Each Biquad stage has 2 state variables d1, and d2 for each channel. The 2 state variables for stage 1 are first, then the 2 state variables for stage 2, and so on. The state array has a total length of 2*numStages values. The state variables are updated after each block of data is processed; the coefficients are untouched.
+ +

References arm_biquad_cascade_stereo_df2T_instance_f32::numStages, arm_biquad_cascade_stereo_df2T_instance_f32::pCoeffs, and arm_biquad_cascade_stereo_df2T_instance_f32::pState.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__BiquadCascadeDF2T.js b/docs/DSP/html/group__BiquadCascadeDF2T.js new file mode 100644 index 0000000..fd4f978 --- /dev/null +++ b/docs/DSP/html/group__BiquadCascadeDF2T.js @@ -0,0 +1,9 @@ +var group__BiquadCascadeDF2T = +[ + [ "arm_biquad_cascade_df2T_f32", "group__BiquadCascadeDF2T.html#ga114f373fbc16a314e9f293c7c7649c7f", null ], + [ "arm_biquad_cascade_df2T_f64", "group__BiquadCascadeDF2T.html#gaa8735dda5f3f36d0936283794c2aa771", null ], + [ "arm_biquad_cascade_df2T_init_f32", "group__BiquadCascadeDF2T.html#ga70eaddf317a4a8bde6bd6a97df67fedd", null ], + [ "arm_biquad_cascade_df2T_init_f64", "group__BiquadCascadeDF2T.html#ga12dc5d8e8892806ad70e79ca2ff9f86e", null ], + [ "arm_biquad_cascade_stereo_df2T_f32", "group__BiquadCascadeDF2T.html#gac75de449c3e4f733477d81bd0ada5eec", null ], + [ "arm_biquad_cascade_stereo_df2T_init_f32", "group__BiquadCascadeDF2T.html#ga405197c89fe4d34003efd23786296425", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__CFFT__CIFFT.html b/docs/DSP/html/group__CFFT__CIFFT.html new file mode 100644 index 0000000..92b08ab --- /dev/null +++ b/docs/DSP/html/group__CFFT__CIFFT.html @@ -0,0 +1,800 @@ + + + + + +Complex FFT Tables +CMSIS-DSP: Complex FFT Tables + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
Complex FFT Tables
Complex FFT Functions
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Variables

const uint16_t armBitRevTable [1024]
 
const float32_t twiddleCoef_16 [32]
 
const float32_t twiddleCoef_32 [64]
 
const float32_t twiddleCoef_64 [128]
 
const float32_t twiddleCoef_128 [256]
 
const float32_t twiddleCoef_256 [512]
 
const float32_t twiddleCoef_512 [1024]
 
const float32_t twiddleCoef_1024 [2048]
 
const float32_t twiddleCoef_2048 [4096]
 
const float32_t twiddleCoef_4096 [8192]
 
const q31_t twiddleCoef_16_q31 [24]
 
const q31_t twiddleCoef_32_q31 [48]
 
const q31_t twiddleCoef_64_q31 [96]
 
const q31_t twiddleCoef_128_q31 [192]
 
const q31_t twiddleCoef_256_q31 [384]
 
const q31_t twiddleCoef_512_q31 [768]
 
const q31_t twiddleCoef_1024_q31 [1536]
 
const q31_t twiddleCoef_2048_q31 [3072]
 
const q31_t twiddleCoef_4096_q31 [6144]
 
const q15_t twiddleCoef_16_q15 [24]
 
const q15_t twiddleCoef_32_q15 [48]
 
const q15_t twiddleCoef_64_q15 [96]
 
const q15_t twiddleCoef_128_q15 [192]
 
const q15_t twiddleCoef_256_q15 [384]
 
const q15_t twiddleCoef_512_q15 [768]
 
const q15_t twiddleCoef_1024_q15 [1536]
 
const q15_t twiddleCoef_2048_q15 [3072]
 
const q15_t twiddleCoef_4096_q15 [6144]
 
+

Description

+

Variable Documentation

+ +
+
+ + + + +
const uint16_t armBitRevTable[1024]
+
+
Pseudo code for Generation of Bit reversal Table is
+
for(l=1;l <= N/4;l++)
+{
+  for(i=0;i<logN2;i++)
+  {
+    a[i]=l&(1<<i);
+  }
+  for(j=0; j<logN2; j++)
+  {
+    if (a[j]!=0)
+    y[l]+=(1<<((logN2-1)-j));
+  }
+  y[l] = y[l] >> 1;
+ }
+
where N = 4096 logN2 = 12
+
N is the maximum FFT Size supported
+ +

Referenced by arm_cfft_radix2_init_f32(), arm_cfft_radix2_init_q15(), arm_cfft_radix2_init_q31(), arm_cfft_radix4_init_f32(), arm_cfft_radix4_init_q15(), and arm_cfft_radix4_init_q31().

+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_1024[2048]
+
+
Example code for Floating-point Twiddle factors Generation:
+
for(i = 0; i< N/; i++)
+{
+      twiddleCoef[2*i]= cos(i * 2*PI/(float)N);
+      twiddleCoef[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 1024 and PI = 3.14159265358979
+
Cos and Sin values are in interleaved fashion
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const q15_t twiddleCoef_1024_q15[1536]
+
+
Example code for q15 Twiddle factors Generation::
+
for(i = 0; i< 3N/4; i++)
+{
+   twiddleCoefq15[2*i]= cos(i * 2*PI/(float)N);
+   twiddleCoefq15[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 1024 and PI = 3.14159265358979
+
Cos and Sin values are interleaved fashion
+
Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) * pow(2, 15))
+ +
+
+ +
+
+ + + + +
const q31_t twiddleCoef_1024_q31[1536]
+
+
Example code for Q31 Twiddle factors Generation::
+
for(i = 0; i< 3N/4; i++)
+{
+   twiddleCoefQ31[2*i]= cos(i * 2*PI/(float)N);
+   twiddleCoefQ31[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 1024 and PI = 3.14159265358979
+
Cos and Sin values are interleaved fashion
+
Convert Floating point to Q31(Fixed point 1.31): round(twiddleCoefQ31(i) * pow(2, 31))
+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_128[256]
+
+
Example code for Floating-point Twiddle factors Generation:
+
for(i = 0; i< N/; i++)
+{
+      twiddleCoef[2*i]= cos(i * 2*PI/(float)N);
+      twiddleCoef[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 128 and PI = 3.14159265358979
+
Cos and Sin values are in interleaved fashion
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const q15_t twiddleCoef_128_q15[192]
+
+
Example code for q15 Twiddle factors Generation::
+
for(i = 0; i< 3N/4; i++)
+{
+   twiddleCoefq15[2*i]= cos(i * 2*PI/(float)N);
+   twiddleCoefq15[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 128 and PI = 3.14159265358979
+
Cos and Sin values are interleaved fashion
+
Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) * pow(2, 15))
+ +
+
+ +
+
+ + + + +
const q31_t twiddleCoef_128_q31[192]
+
+
Example code for Q31 Twiddle factors Generation::
+
for(i = 0; i< 3N/4; i++)
+{
+   twiddleCoefQ31[2*i]= cos(i * 2*PI/(float)N);
+   twiddleCoefQ31[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 128 and PI = 3.14159265358979
+
Cos and Sin values are interleaved fashion
+
Convert Floating point to Q31(Fixed point 1.31): round(twiddleCoefQ31(i) * pow(2, 31))
+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_16[32]
+
+
Example code for Floating-point Twiddle factors Generation:
+
for(i = 0; i< N/; i++)
+{
+      twiddleCoef[2*i]= cos(i * 2*PI/(float)N);
+      twiddleCoef[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 16 and PI = 3.14159265358979
+
Cos and Sin values are in interleaved fashion
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const q15_t twiddleCoef_16_q15[24]
+
+
Example code for q15 Twiddle factors Generation::
+
for(i = 0; i< 3N/4; i++)
+{
+   twiddleCoefq15[2*i]= cos(i * 2*PI/(float)N);
+   twiddleCoefq15[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 16 and PI = 3.14159265358979
+
Cos and Sin values are interleaved fashion
+
Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) * pow(2, 15))
+ +
+
+ +
+
+ + + + +
const q31_t twiddleCoef_16_q31[24]
+
+
Example code for Q31 Twiddle factors Generation::
+
for(i = 0; i< 3N/4; i++)
+{
+   twiddleCoefQ31[2*i]= cos(i * 2*PI/(float)N);
+   twiddleCoefQ31[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 16 and PI = 3.14159265358979
+
Cos and Sin values are interleaved fashion
+
Convert Floating point to Q31(Fixed point 1.31): round(twiddleCoefQ31(i) * pow(2, 31))
+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_2048[4096]
+
+
Example code for Floating-point Twiddle factors Generation:
+
for(i = 0; i< N/; i++)
+{
+      twiddleCoef[2*i]= cos(i * 2*PI/(float)N);
+      twiddleCoef[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 2048 and PI = 3.14159265358979
+
Cos and Sin values are in interleaved fashion
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const q15_t twiddleCoef_2048_q15[3072]
+
+
Example code for q15 Twiddle factors Generation::
+
for(i = 0; i< 3N/4; i++)
+{
+   twiddleCoefq15[2*i]= cos(i * 2*PI/(float)N);
+   twiddleCoefq15[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 2048 and PI = 3.14159265358979
+
Cos and Sin values are interleaved fashion
+
Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) * pow(2, 15))
+ +
+
+ +
+
+ + + + +
const q31_t twiddleCoef_2048_q31[3072]
+
+
Example code for Q31 Twiddle factors Generation::
+
for(i = 0; i< 3N/4; i++)
+{
+   twiddleCoefQ31[2*i]= cos(i * 2*PI/(float)N);
+   twiddleCoefQ31[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 2048 and PI = 3.14159265358979
+
Cos and Sin values are interleaved fashion
+
Convert Floating point to Q31(Fixed point 1.31): round(twiddleCoefQ31(i) * pow(2, 31))
+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_256[512]
+
+
Example code for Floating-point Twiddle factors Generation:
+
for(i = 0; i< N/; i++)
+{
+      twiddleCoef[2*i]= cos(i * 2*PI/(float)N);
+      twiddleCoef[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 256 and PI = 3.14159265358979
+
Cos and Sin values are in interleaved fashion
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const q15_t twiddleCoef_256_q15[384]
+
+
Example code for q15 Twiddle factors Generation::
+
for(i = 0; i< 3N/4; i++)
+{
+   twiddleCoefq15[2*i]= cos(i * 2*PI/(float)N);
+   twiddleCoefq15[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 256 and PI = 3.14159265358979
+
Cos and Sin values are interleaved fashion
+
Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) * pow(2, 15))
+ +
+
+ +
+
+ + + + +
const q31_t twiddleCoef_256_q31[384]
+
+
Example code for Q31 Twiddle factors Generation::
+
for(i = 0; i< 3N/4; i++)
+{
+   twiddleCoefQ31[2*i]= cos(i * 2*PI/(float)N);
+   twiddleCoefQ31[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 256 and PI = 3.14159265358979
+
Cos and Sin values are interleaved fashion
+
Convert Floating point to Q31(Fixed point 1.31): round(twiddleCoefQ31(i) * pow(2, 31))
+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_32[64]
+
+
Example code for Floating-point Twiddle factors Generation:
+
for(i = 0; i< N/; i++)
+{
+      twiddleCoef[2*i]= cos(i * 2*PI/(float)N);
+      twiddleCoef[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 32 and PI = 3.14159265358979
+
Cos and Sin values are in interleaved fashion
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const q15_t twiddleCoef_32_q15[48]
+
+
Example code for q15 Twiddle factors Generation::
+
for(i = 0; i< 3N/4; i++)
+{
+   twiddleCoefq15[2*i]= cos(i * 2*PI/(float)N);
+   twiddleCoefq15[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 32 and PI = 3.14159265358979
+
Cos and Sin values are interleaved fashion
+
Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) * pow(2, 15))
+ +
+
+ +
+
+ + + + +
const q31_t twiddleCoef_32_q31[48]
+
+
Example code for Q31 Twiddle factors Generation::
+
for(i = 0; i< 3N/4; i++)
+{
+   twiddleCoefQ31[2*i]= cos(i * 2*PI/(float)N);
+   twiddleCoefQ31[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 32 and PI = 3.14159265358979
+
Cos and Sin values are interleaved fashion
+
Convert Floating point to Q31(Fixed point 1.31): round(twiddleCoefQ31(i) * pow(2, 31))
+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_4096[8192]
+
+
Example code for Floating-point Twiddle factors Generation:
+
for(i = 0; i< N/; i++)
+{
+      twiddleCoef[2*i]= cos(i * 2*PI/(float)N);
+      twiddleCoef[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 4096 and PI = 3.14159265358979
+
Cos and Sin values are in interleaved fashion
+ +
+
+ +
+
+ + + + +
const q15_t twiddleCoef_4096_q15[6144]
+
+
Example code for q15 Twiddle factors Generation::
+
for(i = 0; i< 3N/4; i++)
+{
+   twiddleCoefq15[2*i]= cos(i * 2*PI/(float)N);
+   twiddleCoefq15[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 4096 and PI = 3.14159265358979
+
Cos and Sin values are interleaved fashion
+
Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) * pow(2, 15))
+ +

Referenced by arm_cfft_radix2_init_q15(), and arm_cfft_radix4_init_q15().

+ +
+
+ +
+
+ + + + +
const q31_t twiddleCoef_4096_q31[6144]
+
+
Example code for Q31 Twiddle factors Generation::
+
for(i = 0; i< 3N/4; i++)
+{
+   twiddleCoefQ31[2*i]= cos(i * 2*PI/(float)N);
+   twiddleCoefQ31[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 4096 and PI = 3.14159265358979
+
Cos and Sin values are interleaved fashion
+
Convert Floating point to Q31(Fixed point 1.31): round(twiddleCoefQ31(i) * pow(2, 31))
+ +

Referenced by arm_cfft_radix2_init_q31(), and arm_cfft_radix4_init_q31().

+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_512[1024]
+
+
Example code for Floating-point Twiddle factors Generation:
+
for(i = 0; i< N/; i++)
+{
+      twiddleCoef[2*i]= cos(i * 2*PI/(float)N);
+      twiddleCoef[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 512 and PI = 3.14159265358979
+
Cos and Sin values are in interleaved fashion
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const q15_t twiddleCoef_512_q15[768]
+
+
Example code for q15 Twiddle factors Generation::
+
for(i = 0; i< 3N/4; i++)
+{
+   twiddleCoefq15[2*i]= cos(i * 2*PI/(float)N);
+   twiddleCoefq15[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 512 and PI = 3.14159265358979
+
Cos and Sin values are interleaved fashion
+
Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) * pow(2, 15))
+ +
+
+ +
+
+ + + + +
const q31_t twiddleCoef_512_q31[768]
+
+
Example code for Q31 Twiddle factors Generation::
+
for(i = 0; i< 3N/4; i++)
+{
+   twiddleCoefQ31[2*i]= cos(i * 2*PI/(float)N);
+   twiddleCoefQ31[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 512 and PI = 3.14159265358979
+
Cos and Sin values are interleaved fashion
+
Convert Floating point to Q31(Fixed point 1.31): round(twiddleCoefQ31(i) * pow(2, 31))
+ +
+
+ +
+
+ + + + +
const float32_t twiddleCoef_64[128]
+
+
Example code for Floating-point Twiddle factors Generation:
+
for(i = 0; i< N/; i++)
+{
+      twiddleCoef[2*i]= cos(i * 2*PI/(float)N);
+      twiddleCoef[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 64 and PI = 3.14159265358979
+
Cos and Sin values are in interleaved fashion
+ +

Referenced by arm_rfft_fast_init_f32().

+ +
+
+ +
+
+ + + + +
const q15_t twiddleCoef_64_q15[96]
+
+
Example code for q15 Twiddle factors Generation::
+
for(i = 0; i< 3N/4; i++)
+{
+   twiddleCoefq15[2*i]= cos(i * 2*PI/(float)N);
+   twiddleCoefq15[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 64 and PI = 3.14159265358979
+
Cos and Sin values are interleaved fashion
+
Convert Floating point to q15(Fixed point 1.15): round(twiddleCoefq15(i) * pow(2, 15))
+ +
+
+ +
+
+ + + + +
const q31_t twiddleCoef_64_q31[96]
+
+
Example code for Q31 Twiddle factors Generation::
+
for(i = 0; i< 3N/4; i++)
+{
+   twiddleCoefQ31[2*i]= cos(i * 2*PI/(float)N);
+   twiddleCoefQ31[2*i+1]= sin(i * 2*PI/(float)N);
+}
+
where N = 64 and PI = 3.14159265358979
+
Cos and Sin values are interleaved fashion
+
Convert Floating point to Q31(Fixed point 1.31): round(twiddleCoefQ31(i) * pow(2, 31))
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__CFFT__CIFFT.js b/docs/DSP/html/group__CFFT__CIFFT.js new file mode 100644 index 0000000..a16f37e --- /dev/null +++ b/docs/DSP/html/group__CFFT__CIFFT.js @@ -0,0 +1,31 @@ +var group__CFFT__CIFFT = +[ + [ "armBitRevTable", "group__CFFT__CIFFT.html#gae247e83ad50d474107254e25b36ad42b", null ], + [ "twiddleCoef_1024", "group__CFFT__CIFFT.html#ga27c056eb130a4333d1cc5dd43ec738b1", null ], + [ "twiddleCoef_1024_q15", "group__CFFT__CIFFT.html#ga8a0ec95d866fe96b740e77d6e1356b59", null ], + [ "twiddleCoef_1024_q31", "group__CFFT__CIFFT.html#ga514443c44b62b8b3d240afefebcda310", null ], + [ "twiddleCoef_128", "group__CFFT__CIFFT.html#ga948433536dafaac1381decfccf4e2d9c", null ], + [ "twiddleCoef_128_q15", "group__CFFT__CIFFT.html#gabfdd1c5cd2b3f96da5fe5f07c707a8e5", null ], + [ "twiddleCoef_128_q31", "group__CFFT__CIFFT.html#gafecf9ed9873415d9f5f17f37b30c7250", null ], + [ "twiddleCoef_16", "group__CFFT__CIFFT.html#gae75e243ec61706427314270f222e0c8e", null ], + [ "twiddleCoef_16_q15", "group__CFFT__CIFFT.html#ga8e4e2e05f4a3112184c96cb3308d6c39", null ], + [ "twiddleCoef_16_q31", "group__CFFT__CIFFT.html#gaef4697e1ba348c4ac9358f2b9e279e93", null ], + [ "twiddleCoef_2048", "group__CFFT__CIFFT.html#ga23e7f30421a7905b21c2015429779633", null ], + [ "twiddleCoef_2048_q15", "group__CFFT__CIFFT.html#gadd16ce08ffd1048c385e0534a3b19cbb", null ], + [ "twiddleCoef_2048_q31", "group__CFFT__CIFFT.html#ga9c5767de9f5a409fd0c2027e6ac67179", null ], + [ "twiddleCoef_256", "group__CFFT__CIFFT.html#gafe813758a03a798e972359a092315be4", null ], + [ "twiddleCoef_256_q15", "group__CFFT__CIFFT.html#ga6099ae5262a0a3a8d9ce1e6da02f0c2e", null ], + [ "twiddleCoef_256_q31", "group__CFFT__CIFFT.html#gaef1ea005053b715b851cf5f908168ede", null ], + [ "twiddleCoef_32", "group__CFFT__CIFFT.html#ga78a72c85d88185de98050c930cfc76e3", null ], + [ "twiddleCoef_32_q15", "group__CFFT__CIFFT.html#gac194a4fe04a19051ae1811f69c6e5df2", null ], + [ "twiddleCoef_32_q31", "group__CFFT__CIFFT.html#ga8ba78d5e6ef4bdc58e8f0044e0664a0a", null ], + [ "twiddleCoef_4096", "group__CFFT__CIFFT.html#gae0182d1dd3b2f21aad4e38a815a0bd40", null ], + [ "twiddleCoef_4096_q15", "group__CFFT__CIFFT.html#ga9b409d6995eab17805b1d1881d4bc652", null ], + [ "twiddleCoef_4096_q31", "group__CFFT__CIFFT.html#ga67c0890317deab3391e276f22c1fc400", null ], + [ "twiddleCoef_512", "group__CFFT__CIFFT.html#gad8830f0c068ab2cc19f2f87d220fa148", null ], + [ "twiddleCoef_512_q15", "group__CFFT__CIFFT.html#ga6152621af210f847128c6f38958fa385", null ], + [ "twiddleCoef_512_q31", "group__CFFT__CIFFT.html#ga416c61b2f08542a39111e06b0378bebe", null ], + [ "twiddleCoef_64", "group__CFFT__CIFFT.html#ga4f3c6d98c7e66393b4ef3ac63746e43d", null ], + [ "twiddleCoef_64_q15", "group__CFFT__CIFFT.html#gaa0cc411e0b3c82078e85cfdf1b84290f", null ], + [ "twiddleCoef_64_q31", "group__CFFT__CIFFT.html#ga6e0a7e941a25a0d74b2e6590307de47e", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__ClassMarks.html b/docs/DSP/html/group__ClassMarks.html new file mode 100644 index 0000000..93902c6 --- /dev/null +++ b/docs/DSP/html/group__ClassMarks.html @@ -0,0 +1,154 @@ + + + + + +Class Marks Example +CMSIS-DSP: Class Marks Example + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
Class Marks Example
Examples
+
+
+
Description:
+
Demonstrates the use the Maximum, Minimum, Mean, Standard Deviation, Variance and Matrix functions to calculate statistical values of marks obtained in a class.
+
Note
This example also demonstrates the usage of static initialization.
+
Variables Description:
+
    +
  • testMarks_f32 points to the marks scored by 20 students in 4 subjects
    • +
  • max_marks Maximum of all marks
    • +
  • min_marks Minimum of all marks
    • +
  • mean Mean of all marks
    • +
  • var Variance of the marks
    • +
  • std Standard deviation of the marks
    • +
  • numStudents Total number of students in the class
    • +
+
+
CMSIS DSP Software Library Functions Used:
+
+
+

Refer arm_class_marks_example_f32.c

+
+
+ + + + diff --git a/docs/DSP/html/group__CmplxByCmplxMult.html b/docs/DSP/html/group__CmplxByCmplxMult.html new file mode 100644 index 0000000..05c9277 --- /dev/null +++ b/docs/DSP/html/group__CmplxByCmplxMult.html @@ -0,0 +1,305 @@ + + + + + +Complex-by-Complex Multiplication +CMSIS-DSP: Complex-by-Complex Multiplication + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Complex-by-Complex Multiplication
Complex Math Functions
+
+
+ + + + + + + + + + + +

+Functions

void arm_cmplx_mult_cmplx_f32 (float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t numSamples)
 Floating-point complex-by-complex multiplication. More...
 
void arm_cmplx_mult_cmplx_q15 (q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t numSamples)
 Q15 complex-by-complex multiplication. More...
 
void arm_cmplx_mult_cmplx_q31 (q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t numSamples)
 Q31 complex-by-complex multiplication. More...
 
+

Description

+

Multiplies a complex vector by another complex vector and generates a complex result. The data in the complex arrays is stored in an interleaved fashion (real, imag, real, imag, ...). The parameter numSamples represents the number of complex samples processed. The complex arrays have a total of 2*numSamples real values.

+

The underlying algorithm is used:

+
+for(n=0; n<numSamples; n++) {
+    pDst[(2*n)+0] = pSrcA[(2*n)+0] * pSrcB[(2*n)+0] - pSrcA[(2*n)+1] * pSrcB[(2*n)+1];
+    pDst[(2*n)+1] = pSrcA[(2*n)+0] * pSrcB[(2*n)+1] + pSrcA[(2*n)+1] * pSrcB[(2*n)+0];
+}
+

There are separate functions for floating-point, Q15, and Q31 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cmplx_mult_cmplx_f32 (float32_t * pSrcA,
float32_t * pSrcB,
float32_t * pDst,
uint32_t numSamples 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input vector
[in]*pSrcBpoints to the second input vector
[out]*pDstpoints to the output vector
[in]numSamplesnumber of complex samples in each vector
+
+
+
Returns
none.
+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cmplx_mult_cmplx_q15 (q15_t * pSrcA,
q15_t * pSrcB,
q15_t * pDst,
uint32_t numSamples 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input vector
[in]*pSrcBpoints to the second input vector
[out]*pDstpoints to the output vector
[in]numSamplesnumber of complex samples in each vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function implements 1.15 by 1.15 multiplications and finally output is converted into 3.13 format.
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cmplx_mult_cmplx_q31 (q31_t * pSrcA,
q31_t * pSrcB,
q31_t * pDst,
uint32_t numSamples 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input vector
[in]*pSrcBpoints to the second input vector
[out]*pDstpoints to the output vector
[in]numSamplesnumber of complex samples in each vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function implements 1.31 by 1.31 multiplications and finally output is converted into 3.29 format. Input down scaling is not required.
+ +

Referenced by arm_dct4_q31().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__CmplxByCmplxMult.js b/docs/DSP/html/group__CmplxByCmplxMult.js new file mode 100644 index 0000000..08387f8 --- /dev/null +++ b/docs/DSP/html/group__CmplxByCmplxMult.js @@ -0,0 +1,6 @@ +var group__CmplxByCmplxMult = +[ + [ "arm_cmplx_mult_cmplx_f32", "group__CmplxByCmplxMult.html#ga14b47080054a1ba1250a86805be1ff6b", null ], + [ "arm_cmplx_mult_cmplx_q15", "group__CmplxByCmplxMult.html#ga67e96abfc9c3e30efb70a2ec9d0fe7e8", null ], + [ "arm_cmplx_mult_cmplx_q31", "group__CmplxByCmplxMult.html#ga1829e50993a90742de225a0ce4213838", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__CmplxByRealMult.html b/docs/DSP/html/group__CmplxByRealMult.html new file mode 100644 index 0000000..07b3a1b --- /dev/null +++ b/docs/DSP/html/group__CmplxByRealMult.html @@ -0,0 +1,305 @@ + + + + + +Complex-by-Real Multiplication +CMSIS-DSP: Complex-by-Real Multiplication + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Complex-by-Real Multiplication
Complex Math Functions
+
+
+ + + + + + + + + + + +

+Functions

void arm_cmplx_mult_real_f32 (float32_t *pSrcCmplx, float32_t *pSrcReal, float32_t *pCmplxDst, uint32_t numSamples)
 Floating-point complex-by-real multiplication. More...
 
void arm_cmplx_mult_real_q15 (q15_t *pSrcCmplx, q15_t *pSrcReal, q15_t *pCmplxDst, uint32_t numSamples)
 Q15 complex-by-real multiplication. More...
 
void arm_cmplx_mult_real_q31 (q31_t *pSrcCmplx, q31_t *pSrcReal, q31_t *pCmplxDst, uint32_t numSamples)
 Q31 complex-by-real multiplication. More...
 
+

Description

+

Multiplies a complex vector by a real vector and generates a complex result. The data in the complex arrays is stored in an interleaved fashion (real, imag, real, imag, ...). The parameter numSamples represents the number of complex samples processed. The complex arrays have a total of 2*numSamples real values while the real array has a total of numSamples real values.

+

The underlying algorithm is used:

+
+for(n=0; n<numSamples; n++) {
+    pCmplxDst[(2*n)+0] = pSrcCmplx[(2*n)+0] * pSrcReal[n];
+    pCmplxDst[(2*n)+1] = pSrcCmplx[(2*n)+1] * pSrcReal[n];
+}
+

There are separate functions for floating-point, Q15, and Q31 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cmplx_mult_real_f32 (float32_t * pSrcCmplx,
float32_t * pSrcReal,
float32_t * pCmplxDst,
uint32_t numSamples 
)
+
+
Parameters
+ + + + + +
[in]*pSrcCmplxpoints to the complex input vector
[in]*pSrcRealpoints to the real input vector
[out]*pCmplxDstpoints to the complex output vector
[in]numSamplesnumber of samples in each vector
+
+
+
Returns
none.
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cmplx_mult_real_q15 (q15_t * pSrcCmplx,
q15_t * pSrcReal,
q15_t * pCmplxDst,
uint32_t numSamples 
)
+
+
Parameters
+ + + + + +
[in]*pSrcCmplxpoints to the complex input vector
[in]*pSrcRealpoints to the real input vector
[out]*pCmplxDstpoints to the complex output vector
[in]numSamplesnumber of samples in each vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] will be saturated.
+ +

References __PKHBT, and __SIMD32.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cmplx_mult_real_q31 (q31_t * pSrcCmplx,
q31_t * pSrcReal,
q31_t * pCmplxDst,
uint32_t numSamples 
)
+
+
Parameters
+ + + + + +
[in]*pSrcCmplxpoints to the complex input vector
[in]*pSrcRealpoints to the real input vector
[out]*pCmplxDstpoints to the complex output vector
[in]numSamplesnumber of samples in each vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q31 range[0x80000000 0x7FFFFFFF] will be saturated.
+ +

References clip_q63_to_q31().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__CmplxByRealMult.js b/docs/DSP/html/group__CmplxByRealMult.js new file mode 100644 index 0000000..60f111c --- /dev/null +++ b/docs/DSP/html/group__CmplxByRealMult.js @@ -0,0 +1,6 @@ +var group__CmplxByRealMult = +[ + [ "arm_cmplx_mult_real_f32", "group__CmplxByRealMult.html#ga9c18616f56cb4d3c0889ce0b339221ca", null ], + [ "arm_cmplx_mult_real_q15", "group__CmplxByRealMult.html#ga3bd8889dcb45980e1d3e53344df54e85", null ], + [ "arm_cmplx_mult_real_q31", "group__CmplxByRealMult.html#ga715e4bb8e945b8ca51ec5237611697ce", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__CmplxMatrixMult.html b/docs/DSP/html/group__CmplxMatrixMult.html new file mode 100644 index 0000000..8e11533 --- /dev/null +++ b/docs/DSP/html/group__CmplxMatrixMult.html @@ -0,0 +1,292 @@ + + + + + +Complex Matrix Multiplication +CMSIS-DSP: Complex Matrix Multiplication + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Complex Matrix Multiplication
Matrix Functions
+
+
+ + + + + + + + + + + +

+Functions

arm_status arm_mat_cmplx_mult_f32 (const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst)
 Floating-point Complex matrix multiplication. More...
 
arm_status arm_mat_cmplx_mult_q15 (const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pScratch)
 Q15 Complex matrix multiplication. More...
 
arm_status arm_mat_cmplx_mult_q31 (const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst)
 Q31 Complex matrix multiplication. More...
 
+

Description

+

Complex Matrix multiplication is only defined if the number of columns of the first matrix equals the number of rows of the second matrix. Multiplying an M x N matrix with an N x P matrix results in an M x P matrix. When matrix size checking is enabled, the functions check: (1) that the inner dimensions of pSrcA and pSrcB are equal; and (2) that the size of the output matrix equals the outer dimensions of pSrcA and pSrcB.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_mat_cmplx_mult_f32 (const arm_matrix_instance_f32 * pSrcA,
const arm_matrix_instance_f32 * pSrcB,
arm_matrix_instance_f32 * pDst 
)
+
+

Floating-point, complex, matrix multiplication.

+
Parameters
+ + + + +
[in]*pSrcApoints to the first input complex matrix structure
[in]*pSrcBpoints to the second input complex matrix structure
[out]*pDstpoints to output complex matrix structure
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+ +

References ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_f32::numCols, arm_matrix_instance_f32::numRows, arm_matrix_instance_f32::pData, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_mat_cmplx_mult_q15 (const arm_matrix_instance_q15 * pSrcA,
const arm_matrix_instance_q15 * pSrcB,
arm_matrix_instance_q15 * pDst,
q15_t * pScratch 
)
+
+

Q15, complex, matrix multiplication.

+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input complex matrix structure
[in]*pSrcBpoints to the second input complex matrix structure
[out]*pDstpoints to output complex matrix structure
[in]*pScratchpoints to the array for storing intermediate results
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+
Conditions for optimum performance
Input, output and state buffers should be aligned by 32-bit
+
Restrictions
If the silicon does not support unaligned memory access enable the macro UNALIGNED_SUPPORT_DISABLE In this case input, output, scratch buffers should be aligned by 32-bit
+

Scaling and Overflow Behavior:

+
The function is implemented using a 64-bit internal accumulator. The inputs to the multiplications are in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. This approach provides 33 guard bits and there is no risk of overflow. The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.
+
Refer to arm_mat_mult_fast_q15() for a faster but less precise version of this function.
+ +

References __SIMD32, __SMUADX(), __SMUSD(), ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_q15::numCols, arm_matrix_instance_q15::numRows, arm_matrix_instance_q15::pData, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_mat_cmplx_mult_q31 (const arm_matrix_instance_q31 * pSrcA,
const arm_matrix_instance_q31 * pSrcB,
arm_matrix_instance_q31 * pDst 
)
+
+

Q31, complex, matrix multiplication.

+
Parameters
+ + + + +
[in]*pSrcApoints to the first input complex matrix structure
[in]*pSrcBpoints to the second input complex matrix structure
[out]*pDstpoints to output complex matrix structure
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. The input is thus scaled down by log2(numColsA) bits to avoid overflows, as a total of numColsA additions are performed internally. The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.
+ +

References ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, clip_q63_to_q31(), arm_matrix_instance_q31::numCols, arm_matrix_instance_q31::numRows, arm_matrix_instance_q31::pData, and status.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__CmplxMatrixMult.js b/docs/DSP/html/group__CmplxMatrixMult.js new file mode 100644 index 0000000..d0b294d --- /dev/null +++ b/docs/DSP/html/group__CmplxMatrixMult.js @@ -0,0 +1,6 @@ +var group__CmplxMatrixMult = +[ + [ "arm_mat_cmplx_mult_f32", "group__CmplxMatrixMult.html#ga1adb839ac84445b8c2f04efa43faef35", null ], + [ "arm_mat_cmplx_mult_q15", "group__CmplxMatrixMult.html#ga63066615e7d6f6a44f4358725092419e", null ], + [ "arm_mat_cmplx_mult_q31", "group__CmplxMatrixMult.html#gaaf3c0b171ca8412c77bab9fa90804737", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__ComplexFFT.html b/docs/DSP/html/group__ComplexFFT.html new file mode 100644 index 0000000..6cd2383 --- /dev/null +++ b/docs/DSP/html/group__ComplexFFT.html @@ -0,0 +1,1006 @@ + + + + + +Complex FFT Functions +CMSIS-DSP: Complex FFT Functions + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Content | +Functions
+
+
Complex FFT Functions
Transform Functions
+
+
+ + + + +

+Content

 Complex FFT Tables
 
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

void arm_cfft_f32 (const arm_cfft_instance_f32 *S, float32_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Processing function for the floating-point complex FFT. More...
 
void arm_cfft_q15 (const arm_cfft_instance_q15 *S, q15_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Processing function for the Q15 complex FFT. More...
 
void arm_cfft_q31 (const arm_cfft_instance_q31 *S, q31_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Processing function for the fixed-point complex FFT in Q31 format. More...
 
void arm_cfft_radix2_f32 (const arm_cfft_radix2_instance_f32 *S, float32_t *pSrc)
 Radix-2 CFFT/CIFFT. More...
 
arm_status arm_cfft_radix2_init_f32 (arm_cfft_radix2_instance_f32 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Initialization function for the floating-point CFFT/CIFFT. More...
 
arm_status arm_cfft_radix2_init_q15 (arm_cfft_radix2_instance_q15 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Initialization function for the Q15 CFFT/CIFFT. More...
 
arm_status arm_cfft_radix2_init_q31 (arm_cfft_radix2_instance_q31 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Initialization function for the Q31 CFFT/CIFFT. More...
 
void arm_cfft_radix2_q15 (const arm_cfft_radix2_instance_q15 *S, q15_t *pSrc)
 Processing function for the fixed-point CFFT/CIFFT. More...
 
void arm_cfft_radix2_q31 (const arm_cfft_radix2_instance_q31 *S, q31_t *pSrc)
 Processing function for the fixed-point CFFT/CIFFT. More...
 
void arm_cfft_radix4_f32 (const arm_cfft_radix4_instance_f32 *S, float32_t *pSrc)
 Processing function for the floating-point Radix-4 CFFT/CIFFT. More...
 
arm_status arm_cfft_radix4_init_f32 (arm_cfft_radix4_instance_f32 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Initialization function for the floating-point CFFT/CIFFT. More...
 
arm_status arm_cfft_radix4_init_q15 (arm_cfft_radix4_instance_q15 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Initialization function for the Q15 CFFT/CIFFT. More...
 
arm_status arm_cfft_radix4_init_q31 (arm_cfft_radix4_instance_q31 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
 Initialization function for the Q31 CFFT/CIFFT. More...
 
void arm_cfft_radix4_q15 (const arm_cfft_radix4_instance_q15 *S, q15_t *pSrc)
 Processing function for the Q15 CFFT/CIFFT. More...
 
void arm_cfft_radix4_q31 (const arm_cfft_radix4_instance_q31 *S, q31_t *pSrc)
 Processing function for the Q31 CFFT/CIFFT. More...
 
+

Description

+
The Fast Fourier Transform (FFT) is an efficient algorithm for computing the Discrete Fourier Transform (DFT). The FFT can be orders of magnitude faster than the DFT, especially for long lengths. The algorithms described in this section operate on complex data. A separate set of functions is devoted to handling of real sequences.
+
There are separate algorithms for handling floating-point, Q15, and Q31 data types. The algorithms available for each data type are described next.
+
The FFT functions operate in-place. That is, the array holding the input data will also be used to hold the corresponding result. The input data is complex and contains 2*fftLen interleaved values as shown below. 
 {real[0], imag[0], real[1], imag[1],..}
The FFT result will be contained in the same array and the frequency domain values will have the same interleaving.
+
Floating-point
The floating-point complex FFT uses a mixed-radix algorithm. Multiple radix-8 stages are performed along with a single radix-2 or radix-4 stage, as needed. The algorithm supports lengths of [16, 32, 64, ..., 4096] and each length uses a different twiddle factor table.
+
The function uses the standard FFT definition and output values may grow by a factor of fftLen when computing the forward transform. The inverse transform includes a scale of 1/fftLen as part of the calculation and this matches the textbook definition of the inverse FFT.
+
Pre-initialized data structures containing twiddle factors and bit reversal tables are provided and defined in arm_const_structs.h. Include this header in your function and then pass one of the constant structures as an argument to arm_cfft_f32. For example:
+
arm_cfft_f32(arm_cfft_sR_f32_len64, pSrc, 1, 1)
+
computes a 64-point inverse complex FFT including bit reversal. The data structures are treated as constant data and not modified during the calculation. The same data structure can be reused for multiple transforms including mixing forward and inverse transforms.
+
Earlier releases of the library provided separate radix-2 and radix-4 algorithms that operated on floating-point data. These functions are still provided but are deprecated. The older functions are slower and less general than the new functions.
+
An example of initialization of the constants for the arm_cfft_f32 function follows:
const static arm_cfft_instance_f32 *S;
+
...
+
switch (length) {
+
case 16:
+
S = &arm_cfft_sR_f32_len16;
+
break;
+
case 32:
+
S = &arm_cfft_sR_f32_len32;
+
break;
+
case 64:
+
S = &arm_cfft_sR_f32_len64;
+
break;
+
case 128:
+
S = &arm_cfft_sR_f32_len128;
+
break;
+
case 256:
+
S = &arm_cfft_sR_f32_len256;
+
break;
+
case 512:
+
S = &arm_cfft_sR_f32_len512;
+
break;
+
case 1024:
+
S = &arm_cfft_sR_f32_len1024;
+
break;
+
case 2048:
+
S = &arm_cfft_sR_f32_len2048;
+
break;
+
case 4096:
+
S = &arm_cfft_sR_f32_len4096;
+
break;
+
}
+
+
Q15 and Q31
The floating-point complex FFT uses a mixed-radix algorithm. Multiple radix-4 stages are performed along with a single radix-2 stage, as needed. The algorithm supports lengths of [16, 32, 64, ..., 4096] and each length uses a different twiddle factor table.
+
The function uses the standard FFT definition and output values may grow by a factor of fftLen when computing the forward transform. The inverse transform includes a scale of 1/fftLen as part of the calculation and this matches the textbook definition of the inverse FFT.
+
Pre-initialized data structures containing twiddle factors and bit reversal tables are provided and defined in arm_const_structs.h. Include this header in your function and then pass one of the constant structures as an argument to arm_cfft_q31. For example:
+
arm_cfft_q31(arm_cfft_sR_q31_len64, pSrc, 1, 1)
+
computes a 64-point inverse complex FFT including bit reversal. The data structures are treated as constant data and not modified during the calculation. The same data structure can be reused for multiple transforms including mixing forward and inverse transforms.
+
Earlier releases of the library provided separate radix-2 and radix-4 algorithms that operated on floating-point data. These functions are still provided but are deprecated. The older functions are slower and less general than the new functions.
+
An example of initialization of the constants for the arm_cfft_q31 function follows:
const static arm_cfft_instance_q31 *S;
+
...
+
switch (length) {
+
case 16:
+
S = &arm_cfft_sR_q31_len16;
+
break;
+
case 32:
+
S = &arm_cfft_sR_q31_len32;
+
break;
+
case 64:
+
S = &arm_cfft_sR_q31_len64;
+
break;
+
case 128:
+
S = &arm_cfft_sR_q31_len128;
+
break;
+
case 256:
+
S = &arm_cfft_sR_q31_len256;
+
break;
+
case 512:
+
S = &arm_cfft_sR_q31_len512;
+
break;
+
case 1024:
+
S = &arm_cfft_sR_q31_len1024;
+
break;
+
case 2048:
+
S = &arm_cfft_sR_q31_len2048;
+
break;
+
case 4096:
+
S = &arm_cfft_sR_q31_len4096;
+
break;
+
}
+
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cfft_f32 (const arm_cfft_instance_f32 * S,
float32_t * p1,
uint8_t ifftFlag,
uint8_t bitReverseFlag 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the floating-point CFFT structure.
[in,out]*p1points to the complex data buffer of size 2*fftLen. Processing occurs in-place.
[in]ifftFlagflag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform.
[in]bitReverseFlagflag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output.
+
+
+
Returns
none.
+ +

References arm_bitreversal_32(), arm_cfft_radix8by2_f32(), arm_cfft_radix8by4_f32(), arm_radix8_butterfly_f32(), arm_cfft_instance_f32::bitRevLength, arm_cfft_instance_f32::fftLen, arm_cfft_instance_f32::pBitRevTable, and arm_cfft_instance_f32::pTwiddle.

+ +

Referenced by arm_rfft_fast_f32(), and main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cfft_q15 (const arm_cfft_instance_q15 * S,
q15_t * p1,
uint8_t ifftFlag,
uint8_t bitReverseFlag 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q15 CFFT structure.
[in,out]*p1points to the complex data buffer of size 2*fftLen. Processing occurs in-place.
[in]ifftFlagflag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform.
[in]bitReverseFlagflag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output.
+
+
+
Returns
none.
+ +

References arm_bitreversal_16(), arm_cfft_radix4by2_inverse_q15(), arm_cfft_radix4by2_q15(), arm_radix4_butterfly_inverse_q15(), arm_radix4_butterfly_q15(), arm_cfft_instance_q15::bitRevLength, arm_cfft_instance_q15::fftLen, arm_cfft_instance_q15::pBitRevTable, and arm_cfft_instance_q15::pTwiddle.

+ +

Referenced by arm_rfft_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cfft_q31 (const arm_cfft_instance_q31 * S,
q31_t * p1,
uint8_t ifftFlag,
uint8_t bitReverseFlag 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the fixed-point CFFT structure.
[in,out]*p1points to the complex data buffer of size 2*fftLen. Processing occurs in-place.
[in]ifftFlagflag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform.
[in]bitReverseFlagflag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output.
+
+
+
Returns
none.
+ +

References arm_bitreversal_32(), arm_cfft_radix4by2_inverse_q31(), arm_cfft_radix4by2_q31(), arm_radix4_butterfly_inverse_q31(), arm_radix4_butterfly_q31(), arm_cfft_instance_q31::bitRevLength, arm_cfft_instance_q31::fftLen, arm_cfft_instance_q31::pBitRevTable, and arm_cfft_instance_q31::pTwiddle.

+ +

Referenced by arm_rfft_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_cfft_radix2_f32 (const arm_cfft_radix2_instance_f32 * S,
float32_t * pSrc 
)
+
+
Deprecated:
Do not use this function. It has been superseded by arm_cfft_f32 and will be removed in the future.
Parameters
+ + + +
[in]*Spoints to an instance of the floating-point Radix-2 CFFT/CIFFT structure.
[in,out]*pSrcpoints to the complex data buffer of size 2*fftLen. Processing occurs in-place.
+
+
+
Returns
none.
+
+ +

References arm_bitreversal_f32(), arm_radix2_butterfly_f32(), arm_radix2_butterfly_inverse_f32(), arm_cfft_radix2_instance_f32::bitReverseFlag, arm_cfft_radix2_instance_f32::bitRevFactor, arm_cfft_radix2_instance_f32::fftLen, arm_cfft_radix2_instance_f32::ifftFlag, arm_cfft_radix2_instance_f32::onebyfftLen, arm_cfft_radix2_instance_f32::pBitRevTable, arm_cfft_radix2_instance_f32::pTwiddle, and arm_cfft_radix2_instance_f32::twidCoefModifier.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_cfft_radix2_init_f32 (arm_cfft_radix2_instance_f32 * S,
uint16_t fftLen,
uint8_t ifftFlag,
uint8_t bitReverseFlag 
)
+
+
Deprecated:
Do not use this function. It has been superseded by arm_cfft_f32 and will be removed in the future.
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the floating-point CFFT/CIFFT structure.
[in]fftLenlength of the FFT.
[in]ifftFlagflag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform.
[in]bitReverseFlagflag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLen is not a supported value.
+
+
Description:
+
The parameter ifftFlag controls whether a forward or inverse transform is computed. Set(=1) ifftFlag for calculation of CIFFT otherwise CFFT is calculated
+
The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.
+
The parameter fftLen Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.
+
This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.
+ +

References ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, armBitRevTable, arm_cfft_radix2_instance_f32::bitReverseFlag, arm_cfft_radix2_instance_f32::bitRevFactor, arm_cfft_radix2_instance_f32::fftLen, ifftFlag, arm_cfft_radix2_instance_f32::ifftFlag, arm_cfft_radix2_instance_f32::onebyfftLen, arm_cfft_radix2_instance_f32::pBitRevTable, arm_cfft_radix2_instance_f32::pTwiddle, status, arm_cfft_radix2_instance_f32::twidCoefModifier, and twiddleCoef.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_cfft_radix2_init_q15 (arm_cfft_radix2_instance_q15 * S,
uint16_t fftLen,
uint8_t ifftFlag,
uint8_t bitReverseFlag 
)
+
+
Deprecated:
Do not use this function. It has been superseded by arm_cfft_q15 and will be removed
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the Q15 CFFT/CIFFT structure.
[in]fftLenlength of the FFT.
[in]ifftFlagflag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform.
[in]bitReverseFlagflag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLen is not a supported value.
+
+
Description:
+
The parameter ifftFlag controls whether a forward or inverse transform is computed. Set(=1) ifftFlag for calculation of CIFFT otherwise CFFT is calculated
+
The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.
+
The parameter fftLen Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.
+
This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.
+ +

References ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, armBitRevTable, arm_cfft_radix2_instance_q15::bitReverseFlag, arm_cfft_radix2_instance_q15::bitRevFactor, arm_cfft_radix2_instance_q15::fftLen, ifftFlag, arm_cfft_radix2_instance_q15::ifftFlag, arm_cfft_radix2_instance_q15::pBitRevTable, arm_cfft_radix2_instance_q15::pTwiddle, status, arm_cfft_radix2_instance_q15::twidCoefModifier, and twiddleCoef_4096_q15.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_cfft_radix2_init_q31 (arm_cfft_radix2_instance_q31 * S,
uint16_t fftLen,
uint8_t ifftFlag,
uint8_t bitReverseFlag 
)
+
+
Deprecated:
Do not use this function. It has been superseded by arm_cfft_q31 and will be removed
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the Q31 CFFT/CIFFT structure.
[in]fftLenlength of the FFT.
[in]ifftFlagflag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform.
[in]bitReverseFlagflag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLen is not a supported value.
+
+
Description:
+
The parameter ifftFlag controls whether a forward or inverse transform is computed. Set(=1) ifftFlag for calculation of CIFFT otherwise CFFT is calculated
+
The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.
+
The parameter fftLen Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.
+
This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.
+ +

References ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, armBitRevTable, arm_cfft_radix2_instance_q31::bitReverseFlag, arm_cfft_radix2_instance_q31::bitRevFactor, arm_cfft_radix2_instance_q31::fftLen, ifftFlag, arm_cfft_radix2_instance_q31::ifftFlag, arm_cfft_radix2_instance_q31::pBitRevTable, arm_cfft_radix2_instance_q31::pTwiddle, status, arm_cfft_radix2_instance_q31::twidCoefModifier, and twiddleCoef_4096_q31.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_cfft_radix2_q15 (const arm_cfft_radix2_instance_q15 * S,
q15_t * pSrc 
)
+
+
Deprecated:
Do not use this function. It has been superseded by arm_cfft_q15 and will be removed
Parameters
+ + + +
[in]*Spoints to an instance of the fixed-point CFFT/CIFFT structure.
[in,out]*pSrcpoints to the complex data buffer of size 2*fftLen. Processing occurs in-place.
+
+
+
Returns
none.
+
+ +

References arm_bitreversal_q15(), arm_radix2_butterfly_inverse_q15(), arm_radix2_butterfly_q15(), arm_cfft_radix2_instance_q15::bitRevFactor, arm_cfft_radix2_instance_q15::fftLen, arm_cfft_radix2_instance_q15::ifftFlag, arm_cfft_radix2_instance_q15::pBitRevTable, arm_cfft_radix2_instance_q15::pTwiddle, and arm_cfft_radix2_instance_q15::twidCoefModifier.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_cfft_radix2_q31 (const arm_cfft_radix2_instance_q31 * S,
q31_t * pSrc 
)
+
+
Deprecated:
Do not use this function. It has been superseded by arm_cfft_q31 and will be removed
Parameters
+ + + +
[in]*Spoints to an instance of the fixed-point CFFT/CIFFT structure.
[in,out]*pSrcpoints to the complex data buffer of size 2*fftLen. Processing occurs in-place.
+
+
+
Returns
none.
+
+ +

References arm_bitreversal_q31(), arm_radix2_butterfly_inverse_q31(), arm_radix2_butterfly_q31(), arm_cfft_radix2_instance_q31::bitRevFactor, arm_cfft_radix2_instance_q31::fftLen, arm_cfft_radix2_instance_q31::ifftFlag, arm_cfft_radix2_instance_q31::pBitRevTable, arm_cfft_radix2_instance_q31::pTwiddle, and arm_cfft_radix2_instance_q31::twidCoefModifier.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_cfft_radix4_f32 (const arm_cfft_radix4_instance_f32 * S,
float32_t * pSrc 
)
+
+
Deprecated:
Do not use this function. It has been superseded by arm_cfft_f32 and will be removed in the future.
Parameters
+ + + +
[in]*Spoints to an instance of the floating-point Radix-4 CFFT/CIFFT structure.
[in,out]*pSrcpoints to the complex data buffer of size 2*fftLen. Processing occurs in-place.
+
+
+
Returns
none.
+
+ +

References arm_bitreversal_f32(), arm_radix4_butterfly_f32(), arm_radix4_butterfly_inverse_f32(), arm_cfft_radix4_instance_f32::bitReverseFlag, arm_cfft_radix4_instance_f32::bitRevFactor, arm_cfft_radix4_instance_f32::fftLen, arm_cfft_radix4_instance_f32::ifftFlag, arm_cfft_radix4_instance_f32::onebyfftLen, arm_cfft_radix4_instance_f32::pBitRevTable, arm_cfft_radix4_instance_f32::pTwiddle, and arm_cfft_radix4_instance_f32::twidCoefModifier.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_cfft_radix4_init_f32 (arm_cfft_radix4_instance_f32 * S,
uint16_t fftLen,
uint8_t ifftFlag,
uint8_t bitReverseFlag 
)
+
+
Deprecated:
Do not use this function. It has been superceded by arm_cfft_f32 and will be removed in the future.
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the floating-point CFFT/CIFFT structure.
[in]fftLenlength of the FFT.
[in]ifftFlagflag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform.
[in]bitReverseFlagflag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLen is not a supported value.
+
+
Description:
+
The parameter ifftFlag controls whether a forward or inverse transform is computed. Set(=1) ifftFlag for calculation of CIFFT otherwise CFFT is calculated
+
The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.
+
The parameter fftLen Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.
+
This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.
+ +

References ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, armBitRevTable, arm_cfft_radix4_instance_f32::bitReverseFlag, arm_cfft_radix4_instance_f32::bitRevFactor, arm_cfft_radix4_instance_f32::fftLen, ifftFlag, arm_cfft_radix4_instance_f32::ifftFlag, arm_cfft_radix4_instance_f32::onebyfftLen, arm_cfft_radix4_instance_f32::pBitRevTable, arm_cfft_radix4_instance_f32::pTwiddle, status, arm_cfft_radix4_instance_f32::twidCoefModifier, and twiddleCoef.

+ +

Referenced by arm_rfft_init_f32(), and main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_cfft_radix4_init_q15 (arm_cfft_radix4_instance_q15 * S,
uint16_t fftLen,
uint8_t ifftFlag,
uint8_t bitReverseFlag 
)
+
+
Deprecated:
Do not use this function. It has been superseded by arm_cfft_q15 and will be removed
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the Q15 CFFT/CIFFT structure.
[in]fftLenlength of the FFT.
[in]ifftFlagflag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform.
[in]bitReverseFlagflag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLen is not a supported value.
+
+
Description:
+
The parameter ifftFlag controls whether a forward or inverse transform is computed. Set(=1) ifftFlag for calculation of CIFFT otherwise CFFT is calculated
+
The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.
+
The parameter fftLen Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.
+
This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.
+ +

References ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, armBitRevTable, arm_cfft_radix4_instance_q15::bitReverseFlag, arm_cfft_radix4_instance_q15::bitRevFactor, arm_cfft_radix4_instance_q15::fftLen, ifftFlag, arm_cfft_radix4_instance_q15::ifftFlag, arm_cfft_radix4_instance_q15::pBitRevTable, arm_cfft_radix4_instance_q15::pTwiddle, status, arm_cfft_radix4_instance_q15::twidCoefModifier, and twiddleCoef_4096_q15.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_cfft_radix4_init_q31 (arm_cfft_radix4_instance_q31 * S,
uint16_t fftLen,
uint8_t ifftFlag,
uint8_t bitReverseFlag 
)
+
+
Deprecated:
Do not use this function. It has been superseded by arm_cfft_q31 and will be removed
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the Q31 CFFT/CIFFT structure.
[in]fftLenlength of the FFT.
[in]ifftFlagflag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform.
[in]bitReverseFlagflag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLen is not a supported value.
+
+
Description:
+
The parameter ifftFlag controls whether a forward or inverse transform is computed. Set(=1) ifftFlag for calculation of CIFFT otherwise CFFT is calculated
+
The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.
+
The parameter fftLen Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.
+
This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.
+ +

References ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, armBitRevTable, arm_cfft_radix4_instance_q31::bitReverseFlag, arm_cfft_radix4_instance_q31::bitRevFactor, arm_cfft_radix4_instance_q31::fftLen, ifftFlag, arm_cfft_radix4_instance_q31::ifftFlag, arm_cfft_radix4_instance_q31::pBitRevTable, arm_cfft_radix4_instance_q31::pTwiddle, status, arm_cfft_radix4_instance_q31::twidCoefModifier, and twiddleCoef_4096_q31.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_cfft_radix4_q15 (const arm_cfft_radix4_instance_q15 * S,
q15_t * pSrc 
)
+
+
Deprecated:
Do not use this function. It has been superseded by arm_cfft_q15 and will be removed
Parameters
+ + + +
[in]*Spoints to an instance of the Q15 CFFT/CIFFT structure.
[in,out]*pSrcpoints to the complex data buffer. Processing occurs in-place.
+
+
+
Returns
none.
+
+
Input and output formats:
+
Internally input is downscaled by 2 for every stage to avoid saturations inside CFFT/CIFFT process. Hence the output format is different for different FFT sizes. The input and output formats for different FFT sizes and number of bits to upscale are mentioned in the tables below for CFFT and CIFFT:
+
+CFFTQ15.gif +
+Input and Output Formats for Q15 CFFT
+
+CIFFTQ15.gif +
+Input and Output Formats for Q15 CIFFT
+
+ +

References arm_bitreversal_q15(), arm_radix4_butterfly_inverse_q15(), arm_radix4_butterfly_q15(), arm_cfft_radix4_instance_q15::bitReverseFlag, arm_cfft_radix4_instance_q15::bitRevFactor, arm_cfft_radix4_instance_q15::fftLen, arm_cfft_radix4_instance_q15::ifftFlag, arm_cfft_radix4_instance_q15::pBitRevTable, arm_cfft_radix4_instance_q15::pTwiddle, and arm_cfft_radix4_instance_q15::twidCoefModifier.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_cfft_radix4_q31 (const arm_cfft_radix4_instance_q31 * S,
q31_t * pSrc 
)
+
+
Deprecated:
Do not use this function. It has been superseded by arm_cfft_q31 and will be removed
Parameters
+ + + +
[in]*Spoints to an instance of the Q31 CFFT/CIFFT structure.
[in,out]*pSrcpoints to the complex data buffer of size 2*fftLen. Processing occurs in-place.
+
+
+
Returns
none.
+
+
Input and output formats:
+
Internally input is downscaled by 2 for every stage to avoid saturations inside CFFT/CIFFT process. Hence the output format is different for different FFT sizes. The input and output formats for different FFT sizes and number of bits to upscale are mentioned in the tables below for CFFT and CIFFT:
+
+CFFTQ31.gif +
+Input and Output Formats for Q31 CFFT
+
+CIFFTQ31.gif +
+Input and Output Formats for Q31 CIFFT
+
+ +

References arm_bitreversal_q31(), arm_radix4_butterfly_inverse_q31(), arm_radix4_butterfly_q31(), arm_cfft_radix4_instance_q31::bitReverseFlag, arm_cfft_radix4_instance_q31::bitRevFactor, arm_cfft_radix4_instance_q31::fftLen, arm_cfft_radix4_instance_q31::ifftFlag, arm_cfft_radix4_instance_q31::pBitRevTable, arm_cfft_radix4_instance_q31::pTwiddle, and arm_cfft_radix4_instance_q31::twidCoefModifier.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__ComplexFFT.js b/docs/DSP/html/group__ComplexFFT.js new file mode 100644 index 0000000..87f9c98 --- /dev/null +++ b/docs/DSP/html/group__ComplexFFT.js @@ -0,0 +1,19 @@ +var group__ComplexFFT = +[ + [ "Complex FFT Tables", "group__CFFT__CIFFT.html", "group__CFFT__CIFFT" ], + [ "arm_cfft_f32", "group__ComplexFFT.html#gade0f9c4ff157b6b9c72a1eafd86ebf80", null ], + [ "arm_cfft_q15", "group__ComplexFFT.html#ga68cdacd2267a2967955e40e6b7ec1229", null ], + [ "arm_cfft_q31", "group__ComplexFFT.html#ga5a0008bd997ab6e2e299ef2fb272fb4b", null ], + [ "arm_cfft_radix2_f32", "group__ComplexFFT.html#ga9fadd650b802f612ae558ddaab789a6d", null ], + [ "arm_cfft_radix2_init_f32", "group__ComplexFFT.html#gac9565e6bc7229577ecf5e090313cafd7", null ], + [ "arm_cfft_radix2_init_q15", "group__ComplexFFT.html#ga5c5b2127b3c4ea2d03692127f8543858", null ], + [ "arm_cfft_radix2_init_q31", "group__ComplexFFT.html#gabec9611e77382f31e152668bf6b4b638", null ], + [ "arm_cfft_radix2_q15", "group__ComplexFFT.html#ga55b424341dc3efd3fa0bcaaff4bdbf40", null ], + [ "arm_cfft_radix2_q31", "group__ComplexFFT.html#ga6321f703ec87a274aedaab33d3e766b4", null ], + [ "arm_cfft_radix4_f32", "group__ComplexFFT.html#ga521f670cd9c571bc61aff9bec89f4c26", null ], + [ "arm_cfft_radix4_init_f32", "group__ComplexFFT.html#gaf336459f684f0b17bfae539ef1b1b78a", null ], + [ "arm_cfft_radix4_init_q15", "group__ComplexFFT.html#ga0c2acfda3126c452e75b81669e8ad9ef", null ], + [ "arm_cfft_radix4_init_q31", "group__ComplexFFT.html#gad5caaafeec900c8ff72321c01bbd462c", null ], + [ "arm_cfft_radix4_q15", "group__ComplexFFT.html#ga8d66cdac41b8bf6cefdb895456eee84a", null ], + [ "arm_cfft_radix4_q31", "group__ComplexFFT.html#gafde3ee1f58cf393b45a9073174fff548", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__Conv.html b/docs/DSP/html/group__Conv.html new file mode 100644 index 0000000..dab311e --- /dev/null +++ b/docs/DSP/html/group__Conv.html @@ -0,0 +1,766 @@ + + + + + +Convolution +CMSIS-DSP: Convolution + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Convolution
Filtering Functions
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

void arm_conv_f32 (float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst)
 Convolution of floating-point sequences. More...
 
void arm_conv_fast_opt_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch1, q15_t *pScratch2)
 Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
void arm_conv_fast_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst)
 Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
void arm_conv_fast_q31 (q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst)
 Convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
void arm_conv_opt_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch1, q15_t *pScratch2)
 Convolution of Q15 sequences. More...
 
void arm_conv_opt_q7 (q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, q15_t *pScratch1, q15_t *pScratch2)
 Convolution of Q7 sequences. More...
 
void arm_conv_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst)
 Convolution of Q15 sequences. More...
 
void arm_conv_q31 (q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst)
 Convolution of Q31 sequences. More...
 
void arm_conv_q7 (q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst)
 Convolution of Q7 sequences. More...
 
+

Description

+

Convolution is a mathematical operation that operates on two finite length vectors to generate a finite length output vector. Convolution is similar to correlation and is frequently used in filtering and data analysis. The CMSIS DSP library contains functions for convolving Q7, Q15, Q31, and floating-point data types. The library also provides fast versions of the Q15 and Q31 functions on Cortex-M4 and Cortex-M3.

+
Algorithm
Let a[n] and b[n] be sequences of length srcALen and srcBLen samples respectively. Then the convolution
+
+                  c[n] = a[n] * b[n]
+
is defined as
+ConvolutionEquation.gif +
+
+
Note that c[n] is of length srcALen + srcBLen - 1 and is defined over the interval n=0, 1, 2, ..., srcALen + srcBLen - 2. pSrcA points to the first input vector of length srcALen and pSrcB points to the second input vector of length srcBLen. The output result is written to pDst and the calling function must allocate srcALen+srcBLen-1 words for the result.
+
Conceptually, when two signals a[n] and b[n] are convolved, the signal b[n] slides over a[n]. For each offset n, the overlapping portions of a[n] and b[n] are multiplied and summed together.
+
Note that convolution is a commutative operation:
+
+                  a[n] * b[n] = b[n] * a[n].
+
This means that switching the A and B arguments to the convolution functions has no effect.
+

Fixed-Point Behavior

+
Convolution requires summing up a large number of intermediate products. As such, the Q7, Q15, and Q31 functions run a risk of overflow and saturation. Refer to the function specific documentation below for further details of the particular algorithm used.
+

Fast Versions

+
Fast versions are supported for Q31 and Q15. Cycles for Fast versions are less compared to Q31 and Q15 of conv and the design requires the input signals should be scaled down to avoid intermediate overflows.
+

Opt Versions

+
Opt versions are supported for Q15 and Q7. Design uses internal scratch buffer for getting good optimisation. These versions are optimised in cycles and consumes more memory(Scratch memory) compared to Q15 and Q7 versions
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_conv_f32 (float32_t * pSrcA,
uint32_t srcALen,
float32_t * pSrcB,
uint32_t srcBLen,
float32_t * pDst 
)
+
+
Parameters
+ + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written. Length srcALen+srcBLen-1.
+
+
+
Returns
none.
+ +

References srcALen, and srcBLen.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_conv_fast_opt_q15 (q15_t * pSrcA,
uint32_t srcALen,
q15_t * pSrcB,
uint32_t srcBLen,
q15_t * pDst,
q15_t * pScratch1,
q15_t * pScratch2 
)
+
+
Parameters
+ + + + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written. Length srcALen+srcBLen-1.
[in]*pScratch1points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
[in]*pScratch2points to scratch buffer of size min(srcALen, srcBLen).
+
+
+
Returns
none.
+
Restrictions
If the silicon does not support unaligned memory access enable the macro UNALIGNED_SUPPORT_DISABLE In this case input, output, scratch1 and scratch2 buffers should be aligned by 32-bit
+

Scaling and Overflow Behavior:

+
This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. Scale down the inputs by log2(min(srcALen, srcBLen)) (log2 is read as log to the base 2) times to avoid overflows, as maximum of min(srcALen, srcBLen) number of additions are carried internally. The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 format to yield the final result.
+
See arm_conv_q15() for a slower implementation of this function which uses 64-bit accumulation to avoid wrap around distortion.
+ +

References __PKHBT, __SIMD32, __SMLAD(), __SMLADX(), _SIMD32_OFFSET, arm_copy_q15(), arm_fill_q15(), srcALen, and srcBLen.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_conv_fast_q15 (q15_t * pSrcA,
uint32_t srcALen,
q15_t * pSrcB,
uint32_t srcBLen,
q15_t * pDst 
)
+
+
Parameters
+ + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written. Length srcALen+srcBLen-1.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. Scale down the inputs by log2(min(srcALen, srcBLen)) (log2 is read as log to the base 2) times to avoid overflows, as maximum of min(srcALen, srcBLen) number of additions are carried internally. The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 format to yield the final result.
+
See arm_conv_q15() for a slower implementation of this function which uses 64-bit accumulation to avoid wrap around distortion.
+ +

References __PKHBT, __SIMD32, __SMLAD(), __SMLADX(), _SIMD32_OFFSET, srcALen, and srcBLen.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_conv_fast_q31 (q31_t * pSrcA,
uint32_t srcALen,
q31_t * pSrcB,
uint32_t srcBLen,
q31_t * pDst 
)
+
+
Parameters
+ + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written. Length srcALen+srcBLen-1.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
This function is optimized for speed at the expense of fixed-point precision and overflow protection. The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format. These intermediate results are accumulated in a 32-bit register in 2.30 format. Finally, the accumulator is saturated and converted to a 1.31 result.
+
The fast version has the same overflow behavior as the standard version but provides less precision since it discards the low 32 bits of each multiplication result. In order to avoid overflows completely the input signals must be scaled down. Scale down the inputs by log2(min(srcALen, srcBLen)) (log2 is read as log to the base 2) times to avoid overflows, as maximum of min(srcALen, srcBLen) number of additions are carried internally.
+
See arm_conv_q31() for a slower implementation of this function which uses 64-bit accumulation to provide higher precision.
+ +

References srcALen, and srcBLen.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_conv_opt_q15 (q15_t * pSrcA,
uint32_t srcALen,
q15_t * pSrcB,
uint32_t srcBLen,
q15_t * pDst,
q15_t * pScratch1,
q15_t * pScratch2 
)
+
+
Parameters
+ + + + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written. Length srcALen+srcBLen-1.
[in]*pScratch1points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
[in]*pScratch2points to scratch buffer of size min(srcALen, srcBLen).
+
+
+
Returns
none.
+
Restrictions
If the silicon does not support unaligned memory access enable the macro UNALIGNED_SUPPORT_DISABLE In this case input, output, scratch1 and scratch2 buffers should be aligned by 32-bit
+

Scaling and Overflow Behavior:

+
The function is implemented using a 64-bit internal accumulator. Both inputs are in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. This approach provides 33 guard bits and there is no risk of overflow. The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.
+
Refer to arm_conv_fast_q15() for a faster but less precise version of this function for Cortex-M3 and Cortex-M4.
+ +

References __PKHBT, __SIMD32, __SMLALD(), __SMLALDX(), _SIMD32_OFFSET, arm_copy_q15(), arm_fill_q15(), srcALen, and srcBLen.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_conv_opt_q7 (q7_t * pSrcA,
uint32_t srcALen,
q7_t * pSrcB,
uint32_t srcBLen,
q7_t * pDst,
q15_t * pScratch1,
q15_t * pScratch2 
)
+
+
Parameters
+ + + + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written. Length srcALen+srcBLen-1.
[in]*pScratch1points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
[in]*pScratch2points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen).
+
+
+
Returns
none.
+
Restrictions
If the silicon does not support unaligned memory access enable the macro UNALIGNED_SUPPORT_DISABLE In this case input, output, scratch1 and scratch2 buffers should be aligned by 32-bit
+

Scaling and Overflow Behavior:

+
The function is implemented using a 32-bit internal accumulator. Both the inputs are represented in 1.7 format and multiplications yield a 2.14 result. The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format. This approach provides 17 guard bits and there is no risk of overflow as long as max(srcALen, srcBLen)<131072. The 18.14 result is then truncated to 18.7 format by discarding the low 7 bits and then saturated to 1.7 format.
+ +

References __PACKq7, __PKHBT, __SIMD32, __SMLAD(), __SMLADX(), _SIMD32_OFFSET, arm_fill_q15(), srcALen, and srcBLen.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_conv_q15 (q15_t * pSrcA,
uint32_t srcALen,
q15_t * pSrcB,
uint32_t srcBLen,
q15_t * pDst 
)
+
+
Parameters
+ + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written. Length srcALen+srcBLen-1.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 64-bit internal accumulator. Both inputs are in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. This approach provides 33 guard bits and there is no risk of overflow. The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.
+
Refer to arm_conv_fast_q15() for a faster but less precise version of this function for Cortex-M3 and Cortex-M4.
+
Refer the function arm_conv_opt_q15() for a faster implementation of this function using scratch buffers.
+ +

References __PKHBT, __SIMD32, __SMLALD(), __SMLALDX(), _SIMD32_OFFSET, srcALen, and srcBLen.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_conv_q31 (q31_t * pSrcA,
uint32_t srcALen,
q31_t * pSrcB,
uint32_t srcBLen,
q31_t * pDst 
)
+
+
Parameters
+ + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written. Length srcALen+srcBLen-1.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. Scale down the inputs by log2(min(srcALen, srcBLen)) (log2 is read as log to the base 2) times to avoid overflows, as maximum of min(srcALen, srcBLen) number of additions are carried internally. The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.
+
See arm_conv_fast_q31() for a faster but less precise implementation of this function for Cortex-M3 and Cortex-M4.
+ +

References srcALen, and srcBLen.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_conv_q7 (q7_t * pSrcA,
uint32_t srcALen,
q7_t * pSrcB,
uint32_t srcBLen,
q7_t * pDst 
)
+
+
Parameters
+ + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written. Length srcALen+srcBLen-1.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 32-bit internal accumulator. Both the inputs are represented in 1.7 format and multiplications yield a 2.14 result. The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format. This approach provides 17 guard bits and there is no risk of overflow as long as max(srcALen, srcBLen)<131072. The 18.14 result is then truncated to 18.7 format by discarding the low 7 bits and then saturated to 1.7 format.
+
Refer the function arm_conv_opt_q7() for a faster implementation of this function.
+ +

References __SMLAD(), srcALen, and srcBLen.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__Conv.js b/docs/DSP/html/group__Conv.js new file mode 100644 index 0000000..37032c9 --- /dev/null +++ b/docs/DSP/html/group__Conv.js @@ -0,0 +1,12 @@ +var group__Conv = +[ + [ "arm_conv_f32", "group__Conv.html#ga3f860dc98c6fc4cafc421e4a2aed3c89", null ], + [ "arm_conv_fast_opt_q15", "group__Conv.html#gaf16f490d245391ec18a42adc73d6d749", null ], + [ "arm_conv_fast_q15", "group__Conv.html#gad75ca978ce906e04abdf86a8d76306d4", null ], + [ "arm_conv_fast_q31", "group__Conv.html#ga51112dcdf9b3624eb05182cdc4da9ec0", null ], + [ "arm_conv_opt_q15", "group__Conv.html#gac77dbcaef5c754cac27eab96c4753a3c", null ], + [ "arm_conv_opt_q7", "group__Conv.html#ga4c7cf073e89d6d57cc4e711f078c3f68", null ], + [ "arm_conv_q15", "group__Conv.html#gaccd6a89b0ff7a94df64610598e6e6893", null ], + [ "arm_conv_q31", "group__Conv.html#ga946b58da734f1e4e78c91fcaab4b12b6", null ], + [ "arm_conv_q7", "group__Conv.html#gae2070cb792a167e78dbad8d06b97cdab", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__ConvolutionExample.html b/docs/DSP/html/group__ConvolutionExample.html new file mode 100644 index 0000000..5de2725 --- /dev/null +++ b/docs/DSP/html/group__ConvolutionExample.html @@ -0,0 +1,161 @@ + + + + + +Convolution Example +CMSIS-DSP: Convolution Example + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
Convolution Example
Examples
+
+
+
Description:
+
Demonstrates the convolution theorem with the use of the Complex FFT, Complex-by-Complex Multiplication, and Support Functions.
+
Algorithm:
+
The convolution theorem states that convolution in the time domain corresponds to multiplication in the frequency domain. Therefore, the Fourier transform of the convoution of two signals is equal to the product of their individual Fourier transforms. The Fourier transform of a signal can be evaluated efficiently using the Fast Fourier Transform (FFT).
+
Two input signals, a[n] and b[n], with lengths n1 and n2 respectively, are zero padded so that their lengths become N, which is greater than or equal to (n1+n2-1) and is a power of 4 as FFT implementation is radix-4. The convolution of a[n] and b[n] is obtained by taking the FFT of the input signals, multiplying the Fourier transforms of the two signals, and taking the inverse FFT of the multiplied result.
+
This is denoted by the following equations: 
 A[k] = FFT(a[n],N)
+B[k] = FFT(b[n],N)
+conv(a[n], b[n]) = IFFT(A[k] * B[k], N)
where A[k] and B[k] are the N-point FFTs of the signals a[n] and b[n] respectively. The length of the convolved signal is (n1+n2-1).
+
Block Diagram:
+
+Convolution.gif +
+
+
Variables Description:
+
    +
  • testInputA_f32 points to the first input sequence
    • +
  • srcALen length of the first input sequence
    • +
  • testInputB_f32 points to the second input sequence
    • +
  • srcBLen length of the second input sequence
    • +
  • outLen length of convolution output sequence, (srcALen + srcBLen - 1)
    • +
  • AxB points to the output array where the product of individual FFTs of inputs is stored.
    • +
+
+
CMSIS DSP Software Library Functions Used:
+
+
+

Refer arm_convolution_example_f32.c

+
+
+ + + + diff --git a/docs/DSP/html/group__Corr.html b/docs/DSP/html/group__Corr.html new file mode 100644 index 0000000..f0f9353 --- /dev/null +++ b/docs/DSP/html/group__Corr.html @@ -0,0 +1,751 @@ + + + + + +Correlation +CMSIS-DSP: Correlation + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Correlation
Filtering Functions
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

void arm_correlate_f32 (float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst)
 Correlation of floating-point sequences. More...
 
void arm_correlate_fast_opt_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch)
 Correlation of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
void arm_correlate_fast_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst)
 Correlation of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
void arm_correlate_fast_q31 (q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst)
 Correlation of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
void arm_correlate_opt_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch)
 Correlation of Q15 sequences. More...
 
void arm_correlate_opt_q7 (q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, q15_t *pScratch1, q15_t *pScratch2)
 Correlation of Q7 sequences. More...
 
void arm_correlate_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst)
 Correlation of Q15 sequences. More...
 
void arm_correlate_q31 (q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst)
 Correlation of Q31 sequences. More...
 
void arm_correlate_q7 (q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst)
 Correlation of Q7 sequences. More...
 
+

Description

+

Correlation is a mathematical operation that is similar to convolution. As with convolution, correlation uses two signals to produce a third signal. The underlying algorithms in correlation and convolution are identical except that one of the inputs is flipped in convolution. Correlation is commonly used to measure the similarity between two signals. It has applications in pattern recognition, cryptanalysis, and searching. The CMSIS library provides correlation functions for Q7, Q15, Q31 and floating-point data types. Fast versions of the Q15 and Q31 functions are also provided.

+
Algorithm
Let a[n] and b[n] be sequences of length srcALen and srcBLen samples respectively. The convolution of the two signals is denoted by 
+                  c[n] = a[n] * b[n]
+
In correlation, one of the signals is flipped in time 
+                  c[n] = a[n] * b[-n]
+
+
and this is mathematically defined as
+CorrelateEquation.gif +
+
+
The pSrcA points to the first input vector of length srcALen and pSrcB points to the second input vector of length srcBLen. The result c[n] is of length 2 * max(srcALen, srcBLen) - 1 and is defined over the interval n=0, 1, 2, ..., (2 * max(srcALen, srcBLen) - 2). The output result is written to pDst and the calling function must allocate 2 * max(srcALen, srcBLen) - 1 words for the result.
+

Note

+
The pDst should be initialized to all zeros before being used.
+

Fixed-Point Behavior

+
Correlation requires summing up a large number of intermediate products. As such, the Q7, Q15, and Q31 functions run a risk of overflow and saturation. Refer to the function specific documentation below for further details of the particular algorithm used.
+

Fast Versions

+
Fast versions are supported for Q31 and Q15. Cycles for Fast versions are less compared to Q31 and Q15 of correlate and the design requires the input signals should be scaled down to avoid intermediate overflows.
+

Opt Versions

+
Opt versions are supported for Q15 and Q7. Design uses internal scratch buffer for getting good optimisation. These versions are optimised in cycles and consumes more memory(Scratch memory) compared to Q15 and Q7 versions of correlate
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_correlate_f32 (float32_t * pSrcA,
uint32_t srcALen,
float32_t * pSrcB,
uint32_t srcBLen,
float32_t * pDst 
)
+
+
Parameters
+ + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written. Length 2 * max(srcALen, srcBLen) - 1.
+
+
+
Returns
none.
+ +

References srcALen, and srcBLen.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_correlate_fast_opt_q15 (q15_t * pSrcA,
uint32_t srcALen,
q15_t * pSrcB,
uint32_t srcBLen,
q15_t * pDst,
q15_t * pScratch 
)
+
+
Parameters
+ + + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written. Length 2 * max(srcALen, srcBLen) - 1.
[in]*pScratchpoints to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+
+
+
Returns
none.
+
Restrictions
If the silicon does not support unaligned memory access enable the macro UNALIGNED_SUPPORT_DISABLE In this case input, output, scratch buffers should be aligned by 32-bit
+

Scaling and Overflow Behavior:

+
This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. Scale down one of the inputs by 1/min(srcALen, srcBLen) to avoid overflow since a maximum of min(srcALen, srcBLen) number of additions is carried internally. The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 format to yield the final result.
+
See arm_correlate_q15() for a slower implementation of this function which uses a 64-bit accumulator to avoid wrap around distortion.
+ +

References __PKHBT, __SIMD32, __SMLAD(), __SMLADX(), _SIMD32_OFFSET, arm_copy_q15(), arm_fill_q15(), srcALen, and srcBLen.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_correlate_fast_q15 (q15_t * pSrcA,
uint32_t srcALen,
q15_t * pSrcB,
uint32_t srcBLen,
q15_t * pDst 
)
+
+
Parameters
+ + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written. Length 2 * max(srcALen, srcBLen) - 1.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. Scale down one of the inputs by 1/min(srcALen, srcBLen) to avoid overflow since a maximum of min(srcALen, srcBLen) number of additions is carried internally. The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 format to yield the final result.
+
See arm_correlate_q15() for a slower implementation of this function which uses a 64-bit accumulator to avoid wrap around distortion.
+ +

References __PKHBT, __SIMD32, __SMLAD(), __SMLADX(), _SIMD32_OFFSET, srcALen, and srcBLen.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_correlate_fast_q31 (q31_t * pSrcA,
uint32_t srcALen,
q31_t * pSrcB,
uint32_t srcBLen,
q31_t * pDst 
)
+
+
Parameters
+ + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written. Length 2 * max(srcALen, srcBLen) - 1.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
This function is optimized for speed at the expense of fixed-point precision and overflow protection. The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format. These intermediate results are accumulated in a 32-bit register in 2.30 format. Finally, the accumulator is saturated and converted to a 1.31 result.
+
The fast version has the same overflow behavior as the standard version but provides less precision since it discards the low 32 bits of each multiplication result. In order to avoid overflows completely the input signals must be scaled down. The input signals should be scaled down to avoid intermediate overflows. Scale down one of the inputs by 1/min(srcALen, srcBLen)to avoid overflows since a maximum of min(srcALen, srcBLen) number of additions is carried internally.
+
See arm_correlate_q31() for a slower implementation of this function which uses 64-bit accumulation to provide higher precision.
+ +

References srcALen, and srcBLen.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_correlate_opt_q15 (q15_t * pSrcA,
uint32_t srcALen,
q15_t * pSrcB,
uint32_t srcBLen,
q15_t * pDst,
q15_t * pScratch 
)
+
+
Parameters
+ + + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written. Length 2 * max(srcALen, srcBLen) - 1.
[in]*pScratchpoints to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+
+
+
Returns
none.
+
Restrictions
If the silicon does not support unaligned memory access enable the macro UNALIGNED_SUPPORT_DISABLE In this case input, output, scratch buffers should be aligned by 32-bit
+

Scaling and Overflow Behavior:

+
The function is implemented using a 64-bit internal accumulator. Both inputs are in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. This approach provides 33 guard bits and there is no risk of overflow. The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.
+
Refer to arm_correlate_fast_q15() for a faster but less precise version of this function for Cortex-M3 and Cortex-M4.
+ +

References __PKHBT, __SIMD32, __SMLALD(), __SMLALDX(), _SIMD32_OFFSET, arm_copy_q15(), arm_fill_q15(), srcALen, and srcBLen.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_correlate_opt_q7 (q7_t * pSrcA,
uint32_t srcALen,
q7_t * pSrcB,
uint32_t srcBLen,
q7_t * pDst,
q15_t * pScratch1,
q15_t * pScratch2 
)
+
+
Parameters
+ + + + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written. Length 2 * max(srcALen, srcBLen) - 1.
[in]*pScratch1points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
[in]*pScratch2points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen).
+
+
+
Returns
none.
+
Restrictions
If the silicon does not support unaligned memory access enable the macro UNALIGNED_SUPPORT_DISABLE In this case input, output, scratch1 and scratch2 buffers should be aligned by 32-bit
+

Scaling and Overflow Behavior:

+
The function is implemented using a 32-bit internal accumulator. Both the inputs are represented in 1.7 format and multiplications yield a 2.14 result. The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format. This approach provides 17 guard bits and there is no risk of overflow as long as max(srcALen, srcBLen)<131072. The 18.14 result is then truncated to 18.7 format by discarding the low 7 bits and saturated to 1.7 format.
+ +

References __PKHBT, __SIMD32, __SMLAD(), __SMLADX(), _SIMD32_OFFSET, arm_fill_q15(), srcALen, and srcBLen.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_correlate_q15 (q15_t * pSrcA,
uint32_t srcALen,
q15_t * pSrcB,
uint32_t srcBLen,
q15_t * pDst 
)
+
+
Parameters
+ + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written. Length 2 * max(srcALen, srcBLen) - 1.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 64-bit internal accumulator. Both inputs are in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. This approach provides 33 guard bits and there is no risk of overflow. The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.
+
Refer to arm_correlate_fast_q15() for a faster but less precise version of this function for Cortex-M3 and Cortex-M4.
+
Refer the function arm_correlate_opt_q15() for a faster implementation of this function using scratch buffers.
+ +

References __SIMD32, __SMLALD(), __SMLALDX(), _SIMD32_OFFSET, srcALen, and srcBLen.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_correlate_q31 (q31_t * pSrcA,
uint32_t srcALen,
q31_t * pSrcB,
uint32_t srcBLen,
q31_t * pDst 
)
+
+
Parameters
+ + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written. Length 2 * max(srcALen, srcBLen) - 1.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. Scale down one of the inputs by 1/min(srcALen, srcBLen)to avoid overflows since a maximum of min(srcALen, srcBLen) number of additions is carried internally. The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.
+
See arm_correlate_fast_q31() for a faster but less precise implementation of this function for Cortex-M3 and Cortex-M4.
+ +

References srcALen, and srcBLen.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_correlate_q7 (q7_t * pSrcA,
uint32_t srcALen,
q7_t * pSrcB,
uint32_t srcBLen,
q7_t * pDst 
)
+
+
Parameters
+ + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written. Length 2 * max(srcALen, srcBLen) - 1.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 32-bit internal accumulator. Both the inputs are represented in 1.7 format and multiplications yield a 2.14 result. The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format. This approach provides 17 guard bits and there is no risk of overflow as long as max(srcALen, srcBLen)<131072. The 18.14 result is then truncated to 18.7 format by discarding the low 7 bits and saturated to 1.7 format.
+
Refer the function arm_correlate_opt_q7() for a faster implementation of this function.
+ +

References __SMLAD(), srcALen, and srcBLen.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__Corr.js b/docs/DSP/html/group__Corr.js new file mode 100644 index 0000000..3099fc1 --- /dev/null +++ b/docs/DSP/html/group__Corr.js @@ -0,0 +1,12 @@ +var group__Corr = +[ + [ "arm_correlate_f32", "group__Corr.html#ga22021e4222773f01e9960358a531cfb8", null ], + [ "arm_correlate_fast_opt_q15", "group__Corr.html#ga40a0236b17220e8e22a22b5bc1c53c6b", null ], + [ "arm_correlate_fast_q15", "group__Corr.html#gac8de3da44f58e86c2c86156276ca154f", null ], + [ "arm_correlate_fast_q31", "group__Corr.html#gabecd3d7b077dbbef43f93e9e037815ed", null ], + [ "arm_correlate_opt_q15", "group__Corr.html#gad71c0ec70ec69edbc48563d9a5f68451", null ], + [ "arm_correlate_opt_q7", "group__Corr.html#ga746e8857cafe33ec5d6780729c18c311", null ], + [ "arm_correlate_q15", "group__Corr.html#ga5ec96b8e420d68b0e626df0812274d46", null ], + [ "arm_correlate_q31", "group__Corr.html#ga1367dc6c80476406c951e68d7fac4e8c", null ], + [ "arm_correlate_q7", "group__Corr.html#ga284ddcc49e4ac532d52a70d0383c5992", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__DCT4__IDCT4.html b/docs/DSP/html/group__DCT4__IDCT4.html new file mode 100644 index 0000000..7a9a7b4 --- /dev/null +++ b/docs/DSP/html/group__DCT4__IDCT4.html @@ -0,0 +1,537 @@ + + + + + +DCT Type IV Functions +CMSIS-DSP: DCT Type IV Functions + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Content | +Functions
+
+
DCT Type IV Functions
Transform Functions
+
+
+ + + + +

+Content

 DCT Type IV Tables
 
+ + + + + + + + + + + + + + + + + + + +

+Functions

void arm_dct4_f32 (const arm_dct4_instance_f32 *S, float32_t *pState, float32_t *pInlineBuffer)
 Processing function for the floating-point DCT4/IDCT4. More...
 
arm_status arm_dct4_init_f32 (arm_dct4_instance_f32 *S, arm_rfft_instance_f32 *S_RFFT, arm_cfft_radix4_instance_f32 *S_CFFT, uint16_t N, uint16_t Nby2, float32_t normalize)
 Initialization function for the floating-point DCT4/IDCT4. More...
 
arm_status arm_dct4_init_q15 (arm_dct4_instance_q15 *S, arm_rfft_instance_q15 *S_RFFT, arm_cfft_radix4_instance_q15 *S_CFFT, uint16_t N, uint16_t Nby2, q15_t normalize)
 Initialization function for the Q15 DCT4/IDCT4. More...
 
arm_status arm_dct4_init_q31 (arm_dct4_instance_q31 *S, arm_rfft_instance_q31 *S_RFFT, arm_cfft_radix4_instance_q31 *S_CFFT, uint16_t N, uint16_t Nby2, q31_t normalize)
 Initialization function for the Q31 DCT4/IDCT4. More...
 
void arm_dct4_q15 (const arm_dct4_instance_q15 *S, q15_t *pState, q15_t *pInlineBuffer)
 Processing function for the Q15 DCT4/IDCT4. More...
 
void arm_dct4_q31 (const arm_dct4_instance_q31 *S, q31_t *pState, q31_t *pInlineBuffer)
 Processing function for the Q31 DCT4/IDCT4. More...
 
+

Description

+

Representation of signals by minimum number of values is important for storage and transmission. The possibility of large discontinuity between the beginning and end of a period of a signal in DFT can be avoided by extending the signal so that it is even-symmetric. Discrete Cosine Transform (DCT) is constructed such that its energy is heavily concentrated in the lower part of the spectrum and is very widely used in signal and image coding applications. The family of DCTs (DCT type- 1,2,3,4) is the outcome of different combinations of homogeneous boundary conditions. DCT has an excellent energy-packing capability, hence has many applications and in data compression in particular.

+

DCT is essentially the Discrete Fourier Transform(DFT) of an even-extended real signal. Reordering of the input data makes the computation of DCT just a problem of computing the DFT of a real signal with a few additional operations. This approach provides regular, simple, and very efficient DCT algorithms for practical hardware and software implementations.

+

DCT type-II can be implemented using Fast fourier transform (FFT) internally, as the transform is applied on real values, Real FFT can be used. DCT4 is implemented using DCT2 as their implementations are similar except with some added pre-processing and post-processing. DCT2 implementation can be described in the following steps:

+
    +
  • Re-ordering input
    • +
  • Calculating Real FFT
    • +
  • Multiplication of weights and Real FFT output and getting real part from the product.
    • +
+

This process is explained by the block diagram below:

+
+DCT4.gif +
+Discrete Cosine Transform - type-IV
+
Algorithm:
The N-point type-IV DCT is defined as a real, linear transformation by the formula:
+DCT4Equation.gif +
+ where k = 0,1,2,.....N-1
+
Its inverse is defined as follows:
+IDCT4Equation.gif +
+ where n = 0,1,2,.....N-1
+
The DCT4 matrices become involutory (i.e. they are self-inverse) by multiplying with an overall scale factor of sqrt(2/N). The symmetry of the transform matrix indicates that the fast algorithms for the forward and inverse transform computation are identical. Note that the implementation of Inverse DCT4 and DCT4 is same, hence same process function can be used for both.
+
Lengths supported by the transform:
As DCT4 internally uses Real FFT, it supports all the lengths 128, 512, 2048 and 8192. The library provides separate functions for Q15, Q31, and floating-point data types.
+
Instance Structure
The instances for Real FFT and FFT, cosine values table and twiddle factor table are stored in an instance data structure. A separate instance structure must be defined for each transform. There are separate instance structure declarations for each of the 3 supported data types.
+
Initialization Functions
There is also an associated initialization function for each data type. The initialization function performs the following operations:
    +
  • Sets the values of the internal structure fields.
    • +
  • Initializes Real FFT as its process function is used internally in DCT4, by calling arm_rfft_init_f32().
    • +
+
+
Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Manually initialize the instance structure as follows: 
+arm_dct4_instance_f32 S = {N, Nby2, normalize, pTwiddle, pCosFactor, pRfft, pCfft};
+arm_dct4_instance_q31 S = {N, Nby2, normalize, pTwiddle, pCosFactor, pRfft, pCfft};
+arm_dct4_instance_q15 S = {N, Nby2, normalize, pTwiddle, pCosFactor, pRfft, pCfft};
+
where N is the length of the DCT4; Nby2 is half of the length of the DCT4; normalize is normalizing factor used and is equal to sqrt(2/N); pTwiddle points to the twiddle factor table; pCosFactor points to the cosFactor table; pRfft points to the real FFT instance; pCfft points to the complex FFT instance; The CFFT and RFFT structures also needs to be initialized, refer to arm_cfft_radix4_f32() and arm_rfft_f32() respectively for details regarding static initialization.
+
Fixed-Point Behavior
Care must be taken when using the fixed-point versions of the DCT4 transform functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.
+

end of DCT4_IDCT4_Table group

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_dct4_f32 (const arm_dct4_instance_f32 * S,
float32_t * pState,
float32_t * pInlineBuffer 
)
+
+
Parameters
+ + + + +
[in]*Spoints to an instance of the floating-point DCT4/IDCT4 structure.
[in]*pStatepoints to state buffer.
[in,out]*pInlineBufferpoints to the in-place input and output buffer.
+
+
+
Returns
none.
+ +

References arm_mult_f32(), arm_scale_f32(), arm_dct4_instance_f32::N, arm_dct4_instance_f32::Nby2, arm_dct4_instance_f32::pCosFactor, and arm_dct4_instance_f32::pTwiddle.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_dct4_init_f32 (arm_dct4_instance_f32 * S,
arm_rfft_instance_f32 * S_RFFT,
arm_cfft_radix4_instance_f32 * S_CFFT,
uint16_t N,
uint16_t Nby2,
float32_t normalize 
)
+
+
Parameters
+ + + + + + + +
[in,out]*Spoints to an instance of floating-point DCT4/IDCT4 structure.
[in]*S_RFFTpoints to an instance of floating-point RFFT/RIFFT structure.
[in]*S_CFFTpoints to an instance of floating-point CFFT/CIFFT structure.
[in]Nlength of the DCT4.
[in]Nby2half of the length of the DCT4.
[in]normalizenormalizing factor.
+
+
+
Returns
arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLenReal is not a supported transform length.
+
Normalizing factor:
The normalizing factor is sqrt(2/N), which depends on the size of transform N. Floating-point normalizing factors are mentioned in the table below for different DCT sizes:
+dct4NormalizingF32Table.gif +
+
+ +

References ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, arm_rfft_init_f32(), cos_factors_128, cos_factors_2048, cos_factors_512, cos_factors_8192, arm_dct4_instance_f32::N, arm_dct4_instance_f32::Nby2, arm_dct4_instance_f32::normalize, arm_dct4_instance_f32::pCfft, arm_dct4_instance_f32::pCosFactor, arm_dct4_instance_f32::pRfft, arm_dct4_instance_f32::pTwiddle, status, Weights_128, Weights_2048, Weights_512, and Weights_8192.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_dct4_init_q15 (arm_dct4_instance_q15 * S,
arm_rfft_instance_q15 * S_RFFT,
arm_cfft_radix4_instance_q15 * S_CFFT,
uint16_t N,
uint16_t Nby2,
q15_t normalize 
)
+
+
Parameters
+ + + + + + + +
[in,out]*Spoints to an instance of Q15 DCT4/IDCT4 structure.
[in]*S_RFFTpoints to an instance of Q15 RFFT/RIFFT structure.
[in]*S_CFFTpoints to an instance of Q15 CFFT/CIFFT structure.
[in]Nlength of the DCT4.
[in]Nby2half of the length of the DCT4.
[in]normalizenormalizing factor.
+
+
+
Returns
arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if N is not a supported transform length.
+
Normalizing factor:
The normalizing factor is sqrt(2/N), which depends on the size of transform N. Normalizing factors in 1.15 format are mentioned in the table below for different DCT sizes:
+dct4NormalizingQ15Table.gif +
+
+ +

References ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, arm_rfft_init_q15(), cos_factorsQ15_128, cos_factorsQ15_2048, cos_factorsQ15_512, cos_factorsQ15_8192, arm_dct4_instance_q15::N, arm_dct4_instance_q15::Nby2, arm_dct4_instance_q15::normalize, arm_dct4_instance_q15::pCfft, arm_dct4_instance_q15::pCosFactor, arm_dct4_instance_q15::pRfft, arm_dct4_instance_q15::pTwiddle, status, WeightsQ15_128, WeightsQ15_2048, WeightsQ15_512, and WeightsQ15_8192.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_dct4_init_q31 (arm_dct4_instance_q31 * S,
arm_rfft_instance_q31 * S_RFFT,
arm_cfft_radix4_instance_q31 * S_CFFT,
uint16_t N,
uint16_t Nby2,
q31_t normalize 
)
+
+
Parameters
+ + + + + + + +
[in,out]*Spoints to an instance of Q31 DCT4/IDCT4 structure.
[in]*S_RFFTpoints to an instance of Q31 RFFT/RIFFT structure
[in]*S_CFFTpoints to an instance of Q31 CFFT/CIFFT structure
[in]Nlength of the DCT4.
[in]Nby2half of the length of the DCT4.
[in]normalizenormalizing factor.
+
+
+
Returns
arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if N is not a supported transform length.
+
Normalizing factor:
The normalizing factor is sqrt(2/N), which depends on the size of transform N. Normalizing factors in 1.31 format are mentioned in the table below for different DCT sizes:
+dct4NormalizingQ31Table.gif +
+
+ +

References ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, arm_rfft_init_q31(), cos_factorsQ31_128, cos_factorsQ31_2048, cos_factorsQ31_512, cos_factorsQ31_8192, arm_dct4_instance_q31::N, arm_dct4_instance_q31::Nby2, arm_dct4_instance_q31::normalize, arm_dct4_instance_q31::pCfft, arm_dct4_instance_q31::pCosFactor, arm_dct4_instance_q31::pRfft, arm_dct4_instance_q31::pTwiddle, status, WeightsQ31_128, WeightsQ31_2048, WeightsQ31_512, and WeightsQ31_8192.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_dct4_q15 (const arm_dct4_instance_q15 * S,
q15_t * pState,
q15_t * pInlineBuffer 
)
+
+
Parameters
+ + + + +
[in]*Spoints to an instance of the Q15 DCT4 structure.
[in]*pStatepoints to state buffer.
[in,out]*pInlineBufferpoints to the in-place input and output buffer.
+
+
+
Returns
none.
+
Input an output formats:
Internally inputs are downscaled in the RFFT process function to avoid overflows. Number of bits downscaled, depends on the size of the transform. The input and output formats for different DCT sizes and number of bits to upscale are mentioned in the table below:
+
+dct4FormatsQ15Table.gif +
+ +

References arm_mult_q15(), arm_shift_q15(), arm_dct4_instance_q15::N, arm_dct4_instance_q15::Nby2, arm_dct4_instance_q15::pCosFactor, and arm_dct4_instance_q15::pTwiddle.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_dct4_q31 (const arm_dct4_instance_q31 * S,
q31_t * pState,
q31_t * pInlineBuffer 
)
+
+
Parameters
+ + + + +
[in]*Spoints to an instance of the Q31 DCT4 structure.
[in]*pStatepoints to state buffer.
[in,out]*pInlineBufferpoints to the in-place input and output buffer.
+
+
+
Returns
none.
+
Input an output formats:
Input samples need to be downscaled by 1 bit to avoid saturations in the Q31 DCT process, as the conversion from DCT2 to DCT4 involves one subtraction. Internally inputs are downscaled in the RFFT process function to avoid overflows. Number of bits downscaled, depends on the size of the transform. The input and output formats for different DCT sizes and number of bits to upscale are mentioned in the table below:
+
+dct4FormatsQ31Table.gif +
+ +

References arm_cmplx_mult_cmplx_q31(), arm_mult_q31(), arm_rfft_q31(), arm_shift_q31(), arm_dct4_instance_q31::N, arm_dct4_instance_q31::Nby2, arm_dct4_instance_q31::normalize, arm_dct4_instance_q31::pCosFactor, arm_dct4_instance_q31::pRfft, and arm_dct4_instance_q31::pTwiddle.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__DCT4__IDCT4.js b/docs/DSP/html/group__DCT4__IDCT4.js new file mode 100644 index 0000000..4939dad --- /dev/null +++ b/docs/DSP/html/group__DCT4__IDCT4.js @@ -0,0 +1,10 @@ +var group__DCT4__IDCT4 = +[ + [ "DCT Type IV Tables", "group__DCT4__IDCT4__Table.html", "group__DCT4__IDCT4__Table" ], + [ "arm_dct4_f32", "group__DCT4__IDCT4.html#gafd538d68886848bc090ec2b0d364cc81", null ], + [ "arm_dct4_init_f32", "group__DCT4__IDCT4.html#gab094ad3bc6fa1b84e8b12a24e1850a06", null ], + [ "arm_dct4_init_q15", "group__DCT4__IDCT4.html#ga966fd1b66a80873964533703ab5dc054", null ], + [ "arm_dct4_init_q31", "group__DCT4__IDCT4.html#ga631bb59c7c97c814ff7147ecba6a716a", null ], + [ "arm_dct4_q15", "group__DCT4__IDCT4.html#ga114cb9635059f678df291fcc887aaf2b", null ], + [ "arm_dct4_q31", "group__DCT4__IDCT4.html#gad04d0baab6ed081d8e8afe02538eb80b", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__DCT4__IDCT4__Table.html b/docs/DSP/html/group__DCT4__IDCT4__Table.html new file mode 100644 index 0000000..0625c2e --- /dev/null +++ b/docs/DSP/html/group__DCT4__IDCT4__Table.html @@ -0,0 +1,764 @@ + + + + + +DCT Type IV Tables +CMSIS-DSP: DCT Type IV Tables + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
DCT Type IV Tables
DCT Type IV Functions
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Variables

static const float32_t Weights_128 [256]
 
static const float32_t Weights_512 [1024]
 
static const float32_t Weights_2048 [4096]
 
static const float32_t Weights_8192 [16384]
 
static const float32_t cos_factors_128 [128]
 
static const float32_t cos_factors_512 [512]
 
static const float32_t cos_factors_2048 [2048]
 
static const float32_t cos_factors_8192 [8192]
 
static const q15_t ALIGN4 WeightsQ15_128 [256]
 
static const q15_t ALIGN4 WeightsQ15_512 [1024]
 
static const q15_t ALIGN4 WeightsQ15_2048 [4096]
 
static const q15_t ALIGN4 WeightsQ15_8192 [16384]
 
static const q15_t ALIGN4 cos_factorsQ15_128 [128]
 
static const q15_t ALIGN4 cos_factorsQ15_512 [512]
 
static const q15_t ALIGN4 cos_factorsQ15_2048 [2048]
 
static const q15_t ALIGN4 cos_factorsQ15_8192 [8192]
 
static const q31_t WeightsQ31_128 [256]
 
static const q31_t WeightsQ31_512 [1024]
 
static const q31_t WeightsQ31_2048 [4096]
 
static const q31_t WeightsQ31_8192 [16384]
 
static const q31_t cos_factorsQ31_128 [128]
 
static const q31_t cos_factorsQ31_512 [512]
 
static const q31_t cos_factorsQ31_2048 [2048]
 
static const q31_t cos_factorsQ31_8192 [8192]
 
+

Description

+

Variable Documentation

+ +
+
+ + + + + +
+ + + + +
const float32_t cos_factors_128[128]
+ 		+static
+
+
cosFactor tables are generated using the formula : 
cos_factors[n] = 2 * cos((2n+1)*pi/(4*N))
+
C command to generate the table
+
 for(i = 0; i< N; i++)
+{
+   cos_factors[i]= 2 * cos((2*i+1)*c/2);
+}
+
where N is the number of factors to generate and c is pi/(2*N)
+ +

Referenced by arm_dct4_init_f32().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const float32_t cos_factors_2048[2048]
+ 		+static
+
+ +

Referenced by arm_dct4_init_f32().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const float32_t cos_factors_512[512]
+ 		+static
+
+ +

Referenced by arm_dct4_init_f32().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const float32_t cos_factors_8192[8192]
+ 		+static
+
+ +

Referenced by arm_dct4_init_f32().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const q15_t ALIGN4 cos_factorsQ15_128[128]
+ 		+static
+
+
cosFactor tables are generated using the formula : 
 cos_factors[n] = 2 * cos((2n+1)*pi/(4*N))
+
C command to generate the table 
+for(i = 0; i< N; i++)
+{
+  cos_factors[i]= 2 * cos((2*i+1)*c/2);
+}
+
where N is the number of factors to generate and c is pi/(2*N)
+
Then converted to q15 format by multiplying with 2^31 and saturated if required.
+ +

Referenced by arm_dct4_init_q15().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const q15_t ALIGN4 cos_factorsQ15_2048[2048]
+ 		+static
+
+ +

Referenced by arm_dct4_init_q15().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const q15_t ALIGN4 cos_factorsQ15_512[512]
+ 		+static
+
+ +

Referenced by arm_dct4_init_q15().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const q15_t ALIGN4 cos_factorsQ15_8192[8192]
+ 		+static
+
+ +

Referenced by arm_dct4_init_q15().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const q31_t cos_factorsQ31_128[128]
+ 		+static
+
+
cosFactor tables are generated using the formula : 
cos_factors[n] = 2 * cos((2n+1)*pi/(4*N))
+
C command to generate the table 
+for(i = 0; i< N; i++)
+{
+  cos_factors[i]= 2 * cos((2*i+1)*c/2);
+}
+
where N is the number of factors to generate and c is pi/(2*N)
+
Then converted to q31 format by multiplying with 2^31 and saturated if required.
+ +

Referenced by arm_dct4_init_q31().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const q31_t cos_factorsQ31_2048[2048]
+ 		+static
+
+ +

Referenced by arm_dct4_init_q31().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const q31_t cos_factorsQ31_512[512]
+ 		+static
+
+ +

Referenced by arm_dct4_init_q31().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const q31_t cos_factorsQ31_8192[8192]
+ 		+static
+
+ +

Referenced by arm_dct4_init_q31().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const float32_t Weights_128[256]
+ 		+static
+
+
Weights tables are generated using the formula : 
weights[n] = e^(-j*n*pi/(2*N))
+
C command to generate the table 
+for(i = 0; i< N; i++)
+{
+   weights[2*i]= cos(i*c);
+   weights[(2*i)+1]= -sin(i * c);
+}
+
Where N is the Number of weights to be calculated and c is pi/(2*N)
+
In the tables below the real and imaginary values are placed alternatively, hence the array length is 2*N.
+ +

Referenced by arm_dct4_init_f32().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const float32_t Weights_2048[4096]
+ 		+static
+
+ +

Referenced by arm_dct4_init_f32().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const float32_t Weights_512[1024]
+ 		+static
+
+ +

Referenced by arm_dct4_init_f32().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const float32_t Weights_8192[16384]
+ 		+static
+
+ +

Referenced by arm_dct4_init_f32().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const q15_t ALIGN4 WeightsQ15_128[256]
+ 		+static
+
+
Weights tables are generated using the formula : 
weights[n] = e^(-j*n*pi/(2*N))
+
C command to generate the table 
+for(i = 0; i< N; i++)
+{
+  weights[2*i]= cos(i*c);
+  weights[(2*i)+1]= -sin(i * c);
+}
+
where N is the Number of weights to be calculated and c is pi/(2*N)
+
Converted the output to q15 format by multiplying with 2^31 and saturated if required.
+
In the tables below the real and imaginary values are placed alternatively, hence the array length is 2*N.
+ +

Referenced by arm_dct4_init_q15().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const q15_t ALIGN4 WeightsQ15_2048[4096]
+ 		+static
+
+ +

Referenced by arm_dct4_init_q15().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const q15_t ALIGN4 WeightsQ15_512[1024]
+ 		+static
+
+ +

Referenced by arm_dct4_init_q15().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const q15_t ALIGN4 WeightsQ15_8192[16384]
+ 		+static
+
+ +

Referenced by arm_dct4_init_q15().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const q31_t WeightsQ31_128[256]
+ 		+static
+
+
Weights tables are generated using the formula : 
weights[n] = e^(-j*n*pi/(2*N))
+
C command to generate the table 
+for(i = 0; i< N; i++)
+{
+  weights[2*i]= cos(i*c);
+  weights[(2*i)+1]= -sin(i * c);
+}
+
where N is the Number of weights to be calculated and c is pi/(2*N)
+
Convert the output to q31 format by multiplying with 2^31 and saturated if required.
+
In the tables below the real and imaginary values are placed alternatively, hence the array length is 2*N.
+ +

Referenced by arm_dct4_init_q31().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const q31_t WeightsQ31_2048[4096]
+ 		+static
+
+ +

Referenced by arm_dct4_init_q31().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const q31_t WeightsQ31_512[1024]
+ 		+static
+
+ +

Referenced by arm_dct4_init_q31().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const q31_t WeightsQ31_8192[16384]
+ 		+static
+
+ +

Referenced by arm_dct4_init_q31().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__DCT4__IDCT4__Table.js b/docs/DSP/html/group__DCT4__IDCT4__Table.js new file mode 100644 index 0000000..484cb96 --- /dev/null +++ b/docs/DSP/html/group__DCT4__IDCT4__Table.js @@ -0,0 +1,27 @@ +var group__DCT4__IDCT4__Table = +[ + [ "cos_factors_128", "group__DCT4__IDCT4__Table.html#ga16248ed86161ef97538011b49f13e8b7", null ], + [ "cos_factors_2048", "group__DCT4__IDCT4__Table.html#ga1ba5306e0bc44730b40ab34cced45fd6", null ], + [ "cos_factors_512", "group__DCT4__IDCT4__Table.html#ga49fd288352ca5bb43f5cec52273b0d80", null ], + [ "cos_factors_8192", "group__DCT4__IDCT4__Table.html#gac12484542bc6aaecc754c855457411de", null ], + [ "cos_factorsQ15_128", "group__DCT4__IDCT4__Table.html#ga1477edd21c7b08b0b59a564f6c24d6c5", null ], + [ "cos_factorsQ15_2048", "group__DCT4__IDCT4__Table.html#gaeee5df7c1be2374441868ecbbc6c7e5d", null ], + [ "cos_factorsQ15_512", "group__DCT4__IDCT4__Table.html#gac056c3d026058eab3ba650828ff5642f", null ], + [ "cos_factorsQ15_8192", "group__DCT4__IDCT4__Table.html#ga988ff0563cc9df7848c9348871ac6c07", null ], + [ "cos_factorsQ31_128", "group__DCT4__IDCT4__Table.html#gabb8ee2004a3520fd08388db637d43875", null ], + [ "cos_factorsQ31_2048", "group__DCT4__IDCT4__Table.html#gaa15fc3fb058482defda371113cd12e74", null ], + [ "cos_factorsQ31_512", "group__DCT4__IDCT4__Table.html#ga3559569e603cb918911074be88523d0e", null ], + [ "cos_factorsQ31_8192", "group__DCT4__IDCT4__Table.html#gaf687c4bbdbc700a3ad5d807d28de63e4", null ], + [ "Weights_128", "group__DCT4__IDCT4__Table.html#gad00f29d896d64d6da7afbbb9d3e182a4", null ], + [ "Weights_2048", "group__DCT4__IDCT4__Table.html#gac3a2a00b3106dfcb5e0a582f50c65692", null ], + [ "Weights_512", "group__DCT4__IDCT4__Table.html#gaeb67b0be5b3c2139d660e02cedeed908", null ], + [ "Weights_8192", "group__DCT4__IDCT4__Table.html#ga45a8ec91e5da91790566105bc7e6f0c2", null ], + [ "WeightsQ15_128", "group__DCT4__IDCT4__Table.html#gaa4ff5e6f062efb1d1ec8c6c2207c3727", null ], + [ "WeightsQ15_2048", "group__DCT4__IDCT4__Table.html#ga2235ec700d0d6925d9733f48541d46f5", null ], + [ "WeightsQ15_512", "group__DCT4__IDCT4__Table.html#gadc8ee250fc217d6cb5c84dd7c1eb6d31", null ], + [ "WeightsQ15_8192", "group__DCT4__IDCT4__Table.html#ga4fdc60621eb306984a82ce8b2d645bb7", null ], + [ "WeightsQ31_128", "group__DCT4__IDCT4__Table.html#ga02d7024538a87214296b01d83ba36b02", null ], + [ "WeightsQ31_2048", "group__DCT4__IDCT4__Table.html#ga725b65c25a02b3cad329e18bb832f65e", null ], + [ "WeightsQ31_512", "group__DCT4__IDCT4__Table.html#ga31a8217a96f7d3171921e98398f31596", null ], + [ "WeightsQ31_8192", "group__DCT4__IDCT4__Table.html#ga16bf6bbe5c4c9b35f88253cf7bdcc435", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__DotproductExample.html b/docs/DSP/html/group__DotproductExample.html new file mode 100644 index 0000000..77d8584 --- /dev/null +++ b/docs/DSP/html/group__DotproductExample.html @@ -0,0 +1,152 @@ + + + + + +Dot Product Example +CMSIS-DSP: Dot Product Example + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
Dot Product Example
Examples
+
+
+
Description:
+
Demonstrates the use of the Multiply and Add functions to perform the dot product. The dot product of two vectors is obtained by multiplying corresponding elements and summing the products.
+
Algorithm:
+
The two input vectors A and B with length n, are multiplied element-by-element and then added to obtain dot product.
+
This is denoted by the following equation: 
  dotProduct = A[0] * B[0] + A[1] * B[1] + ... + A[n-1] * B[n-1]
+
Block Diagram:
+
+dotProduct.gif +
+
+
Variables Description:
+
    +
  • srcA_buf_f32 points to first input vector
    • +
  • srcB_buf_f32 points to second input vector
    • +
  • testOutput stores dot product of the two input vectors.
    • +
+
+
CMSIS DSP Software Library Functions Used:
+
+
+

Refer arm_dotproduct_example_f32.c

+
+
+ + + + diff --git a/docs/DSP/html/group__FIR.html b/docs/DSP/html/group__FIR.html new file mode 100644 index 0000000..8308a18 --- /dev/null +++ b/docs/DSP/html/group__FIR.html @@ -0,0 +1,774 @@ + + + + + +Finite Impulse Response (FIR) Filters +CMSIS-DSP: Finite Impulse Response (FIR) Filters + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Finite Impulse Response (FIR) Filters
Filtering Functions
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

void arm_fir_f32 (const arm_fir_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point FIR filter. More...
 
void arm_fir_fast_q15 (const arm_fir_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the fast Q15 FIR filter for Cortex-M3 and Cortex-M4. More...
 
IAR_ONLY_LOW_OPTIMIZATION_ENTER
+void 		arm_fir_fast_q31 (const arm_fir_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the fast Q31 FIR filter for Cortex-M3 and Cortex-M4. More...
 
void arm_fir_init_f32 (arm_fir_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize)
 Initialization function for the floating-point FIR filter. More...
 
arm_status arm_fir_init_q15 (arm_fir_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize)
 Initialization function for the Q15 FIR filter. More...
 
void arm_fir_init_q31 (arm_fir_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize)
 Initialization function for the Q31 FIR filter. More...
 
void arm_fir_init_q7 (arm_fir_instance_q7 *S, uint16_t numTaps, q7_t *pCoeffs, q7_t *pState, uint32_t blockSize)
 Initialization function for the Q7 FIR filter. More...
 
void arm_fir_q15 (const arm_fir_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 FIR filter. More...
 
void arm_fir_q31 (const arm_fir_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 FIR filter. More...
 
void arm_fir_q7 (const arm_fir_instance_q7 *S, q7_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Processing function for the Q7 FIR filter. More...
 
+

Description

+

This set of functions implements Finite Impulse Response (FIR) filters for Q7, Q15, Q31, and floating-point data types. Fast versions of Q15 and Q31 are also provided. The functions operate on blocks of input and output data and each call to the function processes blockSize samples through the filter. pSrc and pDst points to input and output arrays containing blockSize values.

+
Algorithm:
The FIR filter algorithm is based upon a sequence of multiply-accumulate (MAC) operations. Each filter coefficient b[n] is multiplied by a state variable which equals a previous input sample x[n]. 
+    y[n] = b[0] * x[n] + b[1] * x[n-1] + b[2] * x[n-2] + ...+ b[numTaps-1] * x[n-numTaps+1]
+
+
+FIR.gif +
+Finite Impulse Response filter
+
+
pCoeffs points to a coefficient array of size numTaps. Coefficients are stored in time reversed order.
+
+    {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+
+
pState points to a state array of size numTaps + blockSize - 1. Samples in the state buffer are stored in the following order.
+
+    {x[n-numTaps+1], x[n-numTaps], x[n-numTaps-1], x[n-numTaps-2]....x[0], x[1], ..., x[blockSize-1]}
+
+
Note that the length of the state buffer exceeds the length of the coefficient array by blockSize-1. The increased state buffer length allows circular addressing, which is traditionally used in the FIR filters, to be avoided and yields a significant speed improvement. The state variables are updated after each block of data is processed; the coefficients are untouched.
+
Instance Structure
The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable arrays cannot be shared. There are separate instance structure declarations for each of the 4 supported data types.
+
Initialization Functions
There is also an associated initialization function for each data type. The initialization function performs the following operations:
    +
  • Sets the values of the internal structure fields.
    • +
  • Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numTaps, pCoeffs, pState. Also set all of the values in pState to zero.
    • +
+
+
Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros before static initialization. The code below statically initializes each of the 4 different data type filter instance structures 
+arm_fir_instance_f32 S = {numTaps, pState, pCoeffs};
+arm_fir_instance_q31 S = {numTaps, pState, pCoeffs};
+arm_fir_instance_q15 S = {numTaps, pState, pCoeffs};
+arm_fir_instance_q7 S =  {numTaps, pState, pCoeffs};
+
+

where numTaps is the number of filter coefficients in the filter; pState is the address of the state buffer; pCoeffs is the address of the coefficient buffer.

+
Fixed-Point Behavior
Care must be taken when using the fixed-point versions of the FIR filter functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_f32 (const arm_fir_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the floating-point FIR filter structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data.
[in]blockSizenumber of samples to process per call.
+
+
+
Returns
none.
+ +

References arm_fir_instance_f32::numTaps, arm_fir_instance_f32::pCoeffs, and arm_fir_instance_f32::pState.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_fast_q15 (const arm_fir_instance_q15 * S,
q15_t * pSrc,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q15 FIR filter structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data.
[in]blockSizenumber of samples to process per call.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around and distorts the result. In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits. The 2.30 accumulator is then truncated to 2.15 format and saturated to yield the 1.15 result.
+
Refer to the function arm_fir_q15() for a slower implementation of this function which uses 64-bit accumulation to avoid wrap around distortion. Both the slow and the fast versions use the same instance structure. Use the function arm_fir_init_q15() to initialize the filter structure.
+ +

References __PKHBT, __SIMD32, __SMLAD(), __SMLADX(), _SIMD32_OFFSET, arm_fir_instance_q15::numTaps, arm_fir_instance_q15::pCoeffs, and arm_fir_instance_q15::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
IAR_ONLY_LOW_OPTIMIZATION_ENTER void arm_fir_fast_q31 (const arm_fir_instance_q31 * S,
q31_t * pSrc,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q31 structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block output data.
[in]blockSizenumber of samples to process per call.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
This function is optimized for speed at the expense of fixed-point precision and overflow protection. The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format. These intermediate results are added to a 2.30 accumulator. Finally, the accumulator is saturated and converted to a 1.31 result. The fast version has the same overflow behavior as the standard version and provides less precision since it discards the low 32 bits of each multiplication result. In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits.
+
Refer to the function arm_fir_q31() for a slower implementation of this function which uses a 64-bit accumulator to provide higher precision. Both the slow and the fast versions use the same instance structure. Use the function arm_fir_init_q31() to initialize the filter structure.
+ +

References multAcc_32x32_keep32_R, arm_fir_instance_q31::numTaps, arm_fir_instance_q31::pCoeffs, and arm_fir_instance_q31::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_init_f32 (arm_fir_instance_f32 * S,
uint16_t numTaps,
float32_t * pCoeffs,
float32_t * pState,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + +
[in,out]*Spoints to an instance of the floating-point FIR filter structure.
[in]numTapsNumber of filter coefficients in the filter.
[in]*pCoeffspoints to the filter coefficients buffer.
[in]*pStatepoints to the state buffer.
[in]blockSizenumber of samples that are processed per call.
+
+
+
Returns
none.
+

Description:

+
pCoeffs points to the array of filter coefficients stored in time reversed order: 
+   {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+
+
pState points to the array of state variables. pState is of length numTaps+blockSize-1 samples, where blockSize is the number of input samples processed by each call to arm_fir_f32().
+ +

References arm_fir_instance_f32::numTaps, arm_fir_instance_f32::pCoeffs, and arm_fir_instance_f32::pState.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_fir_init_q15 (arm_fir_instance_q15 * S,
uint16_t numTaps,
q15_t * pCoeffs,
q15_t * pState,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + +
[in,out]*Spoints to an instance of the Q15 FIR filter structure.
[in]numTapsNumber of filter coefficients in the filter. Must be even and greater than or equal to 4.
[in]*pCoeffspoints to the filter coefficients buffer.
[in]*pStatepoints to the state buffer.
[in]blockSizeis number of samples processed per call.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if numTaps is not greater than or equal to 4 and even.
+

Description:

+
pCoeffs points to the array of filter coefficients stored in time reversed order: 
+   {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+
Note that numTaps must be even and greater than or equal to 4. To implement an odd length filter simply increase numTaps by 1 and set the last coefficient to zero. For example, to implement a filter with numTaps=3 and coefficients 
+    {0.3, -0.8, 0.3}
+
set numTaps=4 and use the coefficients: 
+    {0.3, -0.8, 0.3, 0}.
+
Similarly, to implement a two point filter 
+    {0.3, -0.3}
+
set numTaps=4 and use the coefficients: 
+    {0.3, -0.3, 0, 0}.
+
+
pState points to the array of state variables. pState is of length numTaps+blockSize, when running on Cortex-M4 and Cortex-M3 and is of length numTaps+blockSize-1, when running on Cortex-M0 where blockSize is the number of input samples processed by each call to arm_fir_q15().
+ +

References ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, arm_fir_instance_q15::numTaps, arm_fir_instance_q15::pCoeffs, arm_fir_instance_q15::pState, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_init_q31 (arm_fir_instance_q31 * S,
uint16_t numTaps,
q31_t * pCoeffs,
q31_t * pState,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + +
[in,out]*Spoints to an instance of the Q31 FIR filter structure.
[in]numTapsNumber of filter coefficients in the filter.
[in]*pCoeffspoints to the filter coefficients buffer.
[in]*pStatepoints to the state buffer.
[in]blockSizenumber of samples that are processed per call.
+
+
+
Returns
none.
+

Description:

+
pCoeffs points to the array of filter coefficients stored in time reversed order: 
+   {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+
+
pState points to the array of state variables. pState is of length numTaps+blockSize-1 samples, where blockSize is the number of input samples processed by each call to arm_fir_q31().
+ +

References arm_fir_instance_q31::numTaps, arm_fir_instance_q31::pCoeffs, and arm_fir_instance_q31::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_init_q7 (arm_fir_instance_q7 * S,
uint16_t numTaps,
q7_t * pCoeffs,
q7_t * pState,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + +
[in,out]*Spoints to an instance of the Q7 FIR filter structure.
[in]numTapsNumber of filter coefficients in the filter.
[in]*pCoeffspoints to the filter coefficients buffer.
[in]*pStatepoints to the state buffer.
[in]blockSizenumber of samples that are processed per call.
+
+
+
Returns
none
+

Description:

+
pCoeffs points to the array of filter coefficients stored in time reversed order: 
+   {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+
+
pState points to the array of state variables. pState is of length numTaps+blockSize-1 samples, where blockSize is the number of input samples processed by each call to arm_fir_q7().
+ +

References arm_fir_instance_q7::numTaps, arm_fir_instance_q7::pCoeffs, and arm_fir_instance_q7::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_q15 (const arm_fir_instance_q15 * S,
q15_t * pSrc,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q15 FIR structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data.
[in]blockSizenumber of samples to process per call.
+
+
+
Returns
none.
+
Restrictions
If the silicon does not support unaligned memory access enable the macro UNALIGNED_SUPPORT_DISABLE In this case input, output, state buffers should be aligned by 32-bit
+

Scaling and Overflow Behavior:

+
The function is implemented using a 64-bit internal accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.
+
Refer to the function arm_fir_fast_q15() for a faster but less precise implementation of this function.
+ +

References blockSize, arm_fir_instance_q15::numTaps, arm_fir_instance_q15::pCoeffs, and arm_fir_instance_q15::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_q31 (const arm_fir_instance_q31 * S,
q31_t * pSrc,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q31 FIR filter structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data.
[in]blockSizenumber of samples to process per call.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits. After all multiply-accumulates are performed, the 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.
+
Refer to the function arm_fir_fast_q31() for a faster but less precise implementation of this filter for Cortex-M3 and Cortex-M4.
+ +

References blockSize, arm_fir_instance_q31::numTaps, arm_fir_instance_q31::pCoeffs, and arm_fir_instance_q31::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_q7 (const arm_fir_instance_q7 * S,
q7_t * pSrc,
q7_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q7 FIR filter structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data.
[in]blockSizenumber of samples to process per call.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 32-bit internal accumulator. Both coefficients and state variables are represented in 1.7 format and multiplications yield a 2.14 result. The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. The accumulator is converted to 18.7 format by discarding the low 7 bits. Finally, the result is truncated to 1.7 format.
+ +

References blockSize, arm_fir_instance_q7::numTaps, arm_fir_instance_q7::pCoeffs, and arm_fir_instance_q7::pState.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__FIR.js b/docs/DSP/html/group__FIR.js new file mode 100644 index 0000000..52ad9c4 --- /dev/null +++ b/docs/DSP/html/group__FIR.js @@ -0,0 +1,13 @@ +var group__FIR = +[ + [ "arm_fir_f32", "group__FIR.html#gae8fb334ea67eb6ecbd31824ddc14cd6a", null ], + [ "arm_fir_fast_q15", "group__FIR.html#gac7d35e9472e49ccd88800f37f3476bd3", null ], + [ "arm_fir_fast_q31", "group__FIR.html#ga70d11af009dcd25594c58c75cdb5d6e3", null ], + [ "arm_fir_init_f32", "group__FIR.html#ga98d13def6427e29522829f945d0967db", null ], + [ "arm_fir_init_q15", "group__FIR.html#gae2a50f692f41ba57e44ed0719b1368bd", null ], + [ "arm_fir_init_q31", "group__FIR.html#gac00d53af87684cbbe135767b55e748a5", null ], + [ "arm_fir_init_q7", "group__FIR.html#ga88e48688224d42dc173dbcec702f0c1d", null ], + [ "arm_fir_q15", "group__FIR.html#ga262d173058d6f80fdf60404ba262a8f5", null ], + [ "arm_fir_q31", "group__FIR.html#gaadd938c68ab08967cbb5fc696f384bb5", null ], + [ "arm_fir_q7", "group__FIR.html#ga31c91a0bf0962327ef8f626fae68ea32", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__FIRLPF.html b/docs/DSP/html/group__FIRLPF.html new file mode 100644 index 0000000..a5da44f --- /dev/null +++ b/docs/DSP/html/group__FIRLPF.html @@ -0,0 +1,177 @@ + + + + + +FIR Lowpass Filter Example +CMSIS-DSP: FIR Lowpass Filter Example + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
FIR Lowpass Filter Example
Examples
+
+
+
Description:
+
Removes high frequency signal components from the input using an FIR lowpass filter. The example demonstrates how to configure an FIR filter and then pass data through it in a block-by-block fashion.
+FIRLPF_signalflow.gif +
+
+
Algorithm:
+
The input signal is a sum of two sine waves: 1 kHz and 15 kHz. This is processed by an FIR lowpass filter with cutoff frequency 6 kHz. The lowpass filter eliminates the 15 kHz signal leaving only the 1 kHz sine wave at the output.
+
The lowpass filter was designed using MATLAB with a sample rate of 48 kHz and a length of 29 points. The MATLAB code to generate the filter coefficients is shown below: 
+    h = fir1(28, 6/24);
+
The first argument is the "order" of the filter and is always one less than the desired length. The second argument is the normalized cutoff frequency. This is in the range 0 (DC) to 1.0 (Nyquist). A 6 kHz cutoff with a Nyquist frequency of 24 kHz lies at a normalized frequency of 6/24 = 0.25. The CMSIS FIR filter function requires the coefficients to be in time reversed order. 
+    fliplr(h)
+
The resulting filter coefficients and are shown below. Note that the filter is symmetric (a property of linear phase FIR filters) and the point of symmetry is sample 14. Thus the filter will have a delay of 14 samples for all frequencies.
+
+FIRLPF_coeffs.gif +
+
+
The frequency response of the filter is shown next. The passband gain of the filter is 1.0 and it reaches 0.5 at the cutoff frequency 6 kHz.
+
+FIRLPF_response.gif +
+
+
The input signal is shown below. The left hand side shows the signal in the time domain while the right hand side is a frequency domain representation. The two sine wave components can be clearly seen.
+
+FIRLPF_input.gif +
+
+
The output of the filter is shown below. The 15 kHz component has been eliminated.
+
+FIRLPF_output.gif +
+
+
Variables Description:
+
    +
  • testInput_f32_1kHz_15kHz points to the input data
    • +
  • refOutput points to the reference output data
    • +
  • testOutput points to the test output data
    • +
  • firStateF32 points to state buffer
    • +
  • firCoeffs32 points to coefficient buffer
    • +
  • blockSize number of samples processed at a time
    • +
  • numBlocks number of frames
    • +
+
+
CMSIS DSP Software Library Functions Used:
+
+
+

Refer arm_fir_example_f32.c

+
+
+ + + + diff --git a/docs/DSP/html/group__FIR__Interpolate.html b/docs/DSP/html/group__FIR__Interpolate.html new file mode 100644 index 0000000..fb61687 --- /dev/null +++ b/docs/DSP/html/group__FIR__Interpolate.html @@ -0,0 +1,550 @@ + + + + + +Finite Impulse Response (FIR) Interpolator +CMSIS-DSP: Finite Impulse Response (FIR) Interpolator + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Finite Impulse Response (FIR) Interpolator
Filtering Functions
+
+
+ + + + + + + + + + + + + + + + + + + + +

+Functions

void arm_fir_interpolate_f32 (const arm_fir_interpolate_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point FIR interpolator. More...
 
arm_status arm_fir_interpolate_init_f32 (arm_fir_interpolate_instance_f32 *S, uint8_t L, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize)
 Initialization function for the floating-point FIR interpolator. More...
 
arm_status arm_fir_interpolate_init_q15 (arm_fir_interpolate_instance_q15 *S, uint8_t L, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize)
 Initialization function for the Q15 FIR interpolator. More...
 
arm_status arm_fir_interpolate_init_q31 (arm_fir_interpolate_instance_q31 *S, uint8_t L, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize)
 Initialization function for the Q31 FIR interpolator. More...
 
void arm_fir_interpolate_q15 (const arm_fir_interpolate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 FIR interpolator. More...
 
void arm_fir_interpolate_q31 (const arm_fir_interpolate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 FIR interpolator. More...
 
+

Description

+

These functions combine an upsampler (zero stuffer) and an FIR filter. They are used in multirate systems for increasing the sample rate of a signal without introducing high frequency images. Conceptually, the functions are equivalent to the block diagram below:

+
+FIRInterpolator.gif +
+Components included in the FIR Interpolator functions
+

After upsampling by a factor of L, the signal should be filtered by a lowpass filter with a normalized cutoff frequency of 1/L in order to eliminate high frequency copies of the spectrum. The user of the function is responsible for providing the filter coefficients.

+

The FIR interpolator functions provided in the CMSIS DSP Library combine the upsampler and FIR filter in an efficient manner. The upsampler inserts L-1 zeros between each sample. Instead of multiplying by these zero values, the FIR filter is designed to skip them. This leads to an efficient implementation without any wasted effort. The functions operate on blocks of input and output data. pSrc points to an array of blockSize input values and pDst points to an array of blockSize*L output values.

+

The library provides separate functions for Q15, Q31, and floating-point data types.

+
Algorithm:
The functions use a polyphase filter structure: 
+   y[n] = b[0] * x[n] + b[L]   * x[n-1] + ... + b[L*(phaseLength-1)] * x[n-phaseLength+1]
+   y[n+1] = b[1] * x[n] + b[L+1] * x[n-1] + ... + b[L*(phaseLength-1)+1] * x[n-phaseLength+1]
+   ...
+   y[n+(L-1)] = b[L-1] * x[n] + b[2*L-1] * x[n-1] + ....+ b[L*(phaseLength-1)+(L-1)] * x[n-phaseLength+1]
+
This approach is more efficient than straightforward upsample-then-filter algorithms. With this method the computation is reduced by a factor of 1/L when compared to using a standard FIR filter.
+
pCoeffs points to a coefficient array of size numTaps. numTaps must be a multiple of the interpolation factor L and this is checked by the initialization functions. Internally, the function divides the FIR filter's impulse response into shorter filters of length phaseLength=numTaps/L. Coefficients are stored in time reversed order.
+
+   {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+
+
pState points to a state array of size blockSize + phaseLength - 1. Samples in the state buffer are stored in the order:
+
+   {x[n-phaseLength+1], x[n-phaseLength], x[n-phaseLength-1], x[n-phaseLength-2]....x[0], x[1], ..., x[blockSize-1]}
+
The state variables are updated after each block of data is processed, the coefficients are untouched.
+
Instance Structure
The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable array should be allocated separately. There are separate instance structure declarations for each of the 3 supported data types.
+
Initialization Functions
There is also an associated initialization function for each data type. The initialization function performs the following operations:
    +
  • Sets the values of the internal structure fields.
    • +
  • Zeros out the values in the state buffer.
    • +
  • Checks to make sure that the length of the filter is a multiple of the interpolation factor. To do this manually without calling the init function, assign the follow subfields of the instance structure: L (interpolation factor), pCoeffs, phaseLength (numTaps / L), pState. Also set all of the values in pState to zero.
    • +
+
+
Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. The code below statically initializes each of the 3 different data type filter instance structures 
+arm_fir_interpolate_instance_f32 S = {L, phaseLength, pCoeffs, pState};
+arm_fir_interpolate_instance_q31 S = {L, phaseLength, pCoeffs, pState};
+arm_fir_interpolate_instance_q15 S = {L, phaseLength, pCoeffs, pState};
+
where L is the interpolation factor; phaseLength=numTaps/L is the length of each of the shorter FIR filters used internally, pCoeffs is the address of the coefficient buffer; pState is the address of the state buffer. Be sure to set the values in the state buffer to zeros when doing static initialization.
+
Fixed-Point Behavior
Care must be taken when using the fixed-point versions of the FIR interpolate filter functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_interpolate_f32 (const arm_fir_interpolate_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the floating-point FIR interpolator structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data.
[in]blockSizenumber of input samples to process per call.
+
+
+
Returns
none.
+ +

References blockSize, arm_fir_interpolate_instance_f32::L, arm_fir_interpolate_instance_f32::pCoeffs, arm_fir_interpolate_instance_f32::phaseLength, and arm_fir_interpolate_instance_f32::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_fir_interpolate_init_f32 (arm_fir_interpolate_instance_f32 * S,
uint8_t L,
uint16_t numTaps,
float32_t * pCoeffs,
float32_t * pState,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + +
[in,out]*Spoints to an instance of the floating-point FIR interpolator structure.
[in]Lupsample factor.
[in]numTapsnumber of filter coefficients in the filter.
[in]*pCoeffspoints to the filter coefficient buffer.
[in]*pStatepoints to the state buffer.
[in]blockSizenumber of input samples to process per call.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization was successful or ARM_MATH_LENGTH_ERROR if the filter length numTaps is not a multiple of the interpolation factor L.
+

Description:

+
pCoeffs points to the array of filter coefficients stored in time reversed order: 
+   {b[numTaps-1], b[numTaps-2], b[numTaps-2], ..., b[1], b[0]}
+
The length of the filter numTaps must be a multiple of the interpolation factor L.
+
pState points to the array of state variables. pState is of length (numTaps/L)+blockSize-1 words where blockSize is the number of input samples processed by each call to arm_fir_interpolate_f32().
+ +

References ARM_MATH_LENGTH_ERROR, ARM_MATH_SUCCESS, arm_fir_interpolate_instance_f32::L, arm_fir_interpolate_instance_f32::pCoeffs, arm_fir_interpolate_instance_f32::phaseLength, arm_fir_interpolate_instance_f32::pState, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_fir_interpolate_init_q15 (arm_fir_interpolate_instance_q15 * S,
uint8_t L,
uint16_t numTaps,
q15_t * pCoeffs,
q15_t * pState,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + +
[in,out]*Spoints to an instance of the Q15 FIR interpolator structure.
[in]Lupsample factor.
[in]numTapsnumber of filter coefficients in the filter.
[in]*pCoeffspoints to the filter coefficient buffer.
[in]*pStatepoints to the state buffer.
[in]blockSizenumber of input samples to process per call.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization was successful or ARM_MATH_LENGTH_ERROR if the filter length numTaps is not a multiple of the interpolation factor L.
+

Description:

+
pCoeffs points to the array of filter coefficients stored in time reversed order: 
+   {b[numTaps-1], b[numTaps-2], b[numTaps-2], ..., b[1], b[0]}
+
The length of the filter numTaps must be a multiple of the interpolation factor L.
+
pState points to the array of state variables. pState is of length (numTaps/L)+blockSize-1 words where blockSize is the number of input samples processed by each call to arm_fir_interpolate_q15().
+ +

References ARM_MATH_LENGTH_ERROR, ARM_MATH_SUCCESS, arm_fir_interpolate_instance_q15::L, arm_fir_interpolate_instance_q15::pCoeffs, arm_fir_interpolate_instance_q15::phaseLength, arm_fir_interpolate_instance_q15::pState, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_fir_interpolate_init_q31 (arm_fir_interpolate_instance_q31 * S,
uint8_t L,
uint16_t numTaps,
q31_t * pCoeffs,
q31_t * pState,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + +
[in,out]*Spoints to an instance of the Q31 FIR interpolator structure.
[in]Lupsample factor.
[in]numTapsnumber of filter coefficients in the filter.
[in]*pCoeffspoints to the filter coefficient buffer.
[in]*pStatepoints to the state buffer.
[in]blockSizenumber of input samples to process per call.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization was successful or ARM_MATH_LENGTH_ERROR if the filter length numTaps is not a multiple of the interpolation factor L.
+

Description:

+
pCoeffs points to the array of filter coefficients stored in time reversed order: 
+   {b[numTaps-1], b[numTaps-2], b[numTaps-2], ..., b[1], b[0]}
+
The length of the filter numTaps must be a multiple of the interpolation factor L.
+
pState points to the array of state variables. pState is of length (numTaps/L)+blockSize-1 words where blockSize is the number of input samples processed by each call to arm_fir_interpolate_q31().
+ +

References ARM_MATH_LENGTH_ERROR, ARM_MATH_SUCCESS, arm_fir_interpolate_instance_q31::L, arm_fir_interpolate_instance_q31::pCoeffs, arm_fir_interpolate_instance_q31::phaseLength, arm_fir_interpolate_instance_q31::pState, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_interpolate_q15 (const arm_fir_interpolate_instance_q15 * S,
q15_t * pSrc,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q15 FIR interpolator structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data.
[in]blockSizenumber of input samples to process per call.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 64-bit internal accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.
+ +

References blockSize, arm_fir_interpolate_instance_q15::L, arm_fir_interpolate_instance_q15::pCoeffs, arm_fir_interpolate_instance_q15::phaseLength, and arm_fir_interpolate_instance_q15::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_interpolate_q31 (const arm_fir_interpolate_instance_q31 * S,
q31_t * pSrc,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q31 FIR interpolator structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data.
[in]blockSizenumber of input samples to process per call.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by 1/(numTaps/L). since numTaps/L additions occur per output sample. After all multiply-accumulates are performed, the 2.62 accumulator is truncated to 1.32 format and then saturated to 1.31 format.
+ +

References blockSize, arm_fir_interpolate_instance_q31::L, arm_fir_interpolate_instance_q31::pCoeffs, arm_fir_interpolate_instance_q31::phaseLength, and arm_fir_interpolate_instance_q31::pState.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__FIR__Interpolate.js b/docs/DSP/html/group__FIR__Interpolate.js new file mode 100644 index 0000000..1a12b0a --- /dev/null +++ b/docs/DSP/html/group__FIR__Interpolate.js @@ -0,0 +1,9 @@ +var group__FIR__Interpolate = +[ + [ "arm_fir_interpolate_f32", "group__FIR__Interpolate.html#ga9cae104c5cf60b4e7671c82264a8c12e", null ], + [ "arm_fir_interpolate_init_f32", "group__FIR__Interpolate.html#ga0f857457a815946f7e4dca989ebf6ff6", null ], + [ "arm_fir_interpolate_init_q15", "group__FIR__Interpolate.html#ga18e8c4a74ff1d0f88876cc63f675288f", null ], + [ "arm_fir_interpolate_init_q31", "group__FIR__Interpolate.html#ga9d0ba38ce9f12a850dd242731d307476", null ], + [ "arm_fir_interpolate_q15", "group__FIR__Interpolate.html#ga7962b5f9636e54899f75d0c5936800b5", null ], + [ "arm_fir_interpolate_q31", "group__FIR__Interpolate.html#gaac9c0f01ed91c53f7083995d7411f5ee", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__FIR__Lattice.html b/docs/DSP/html/group__FIR__Lattice.html new file mode 100644 index 0000000..2eaca9d --- /dev/null +++ b/docs/DSP/html/group__FIR__Lattice.html @@ -0,0 +1,486 @@ + + + + + +Finite Impulse Response (FIR) Lattice Filters +CMSIS-DSP: Finite Impulse Response (FIR) Lattice Filters + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Finite Impulse Response (FIR) Lattice Filters
Filtering Functions
+
+
+ + + + + + + + + + + + + + + + + + + + +

+Functions

void arm_fir_lattice_f32 (const arm_fir_lattice_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point FIR lattice filter. More...
 
void arm_fir_lattice_init_f32 (arm_fir_lattice_instance_f32 *S, uint16_t numStages, float32_t *pCoeffs, float32_t *pState)
 Initialization function for the floating-point FIR lattice filter. More...
 
void arm_fir_lattice_init_q15 (arm_fir_lattice_instance_q15 *S, uint16_t numStages, q15_t *pCoeffs, q15_t *pState)
 Initialization function for the Q15 FIR lattice filter. More...
 
void arm_fir_lattice_init_q31 (arm_fir_lattice_instance_q31 *S, uint16_t numStages, q31_t *pCoeffs, q31_t *pState)
 Initialization function for the Q31 FIR lattice filter. More...
 
void arm_fir_lattice_q15 (const arm_fir_lattice_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 FIR lattice filter. More...
 
void arm_fir_lattice_q31 (const arm_fir_lattice_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 FIR lattice filter. More...
 
+

Description

+

This set of functions implements Finite Impulse Response (FIR) lattice filters for Q15, Q31 and floating-point data types. Lattice filters are used in a variety of adaptive filter applications. The filter structure is feedforward and the net impulse response is finite length. The functions operate on blocks of input and output data and each call to the function processes blockSize samples through the filter. pSrc and pDst point to input and output arrays containing blockSize values.

+
Algorithm:
+FIRLattice.gif +
+Finite Impulse Response Lattice filter
+ The following difference equation is implemented: 
+    f0[n] = g0[n] = x[n]
+    fm[n] = fm-1[n] + km * gm-1[n-1] for m = 1, 2, ...M
+    gm[n] = km * fm-1[n] + gm-1[n-1] for m = 1, 2, ...M
+    y[n] = fM[n]
+
+
pCoeffs points to tha array of reflection coefficients of size numStages. Reflection Coefficients are stored in the following order.
+
+    {k1, k2, ..., kM}
+
where M is number of stages
+
pState points to a state array of size numStages. The state variables (g values) hold previous inputs and are stored in the following order. 
+    {g0[n], g1[n], g2[n] ...gM-1[n]}
+
The state variables are updated after each block of data is processed; the coefficients are untouched.
+
Instance Structure
The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable arrays cannot be shared. There are separate instance structure declarations for each of the 3 supported data types.
+
Initialization Functions
There is also an associated initialization function for each data type. The initialization function performs the following operations:
    +
  • Sets the values of the internal structure fields.
    • +
  • Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numStages, pCoeffs, pState. Also set all of the values in pState to zero.
    • +
+
+
Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros and then manually initialize the instance structure as follows: 
+arm_fir_lattice_instance_f32 S = {numStages, pState, pCoeffs};
+arm_fir_lattice_instance_q31 S = {numStages, pState, pCoeffs};
+arm_fir_lattice_instance_q15 S = {numStages, pState, pCoeffs};
+
+
where numStages is the number of stages in the filter; pState is the address of the state buffer; pCoeffs is the address of the coefficient buffer.
+
Fixed-Point Behavior
Care must be taken when using the fixed-point versions of the FIR Lattice filter functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_lattice_f32 (const arm_fir_lattice_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the floating-point FIR lattice structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+ +

References blockSize, arm_fir_lattice_instance_f32::numStages, arm_fir_lattice_instance_f32::pCoeffs, and arm_fir_lattice_instance_f32::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_lattice_init_f32 (arm_fir_lattice_instance_f32 * S,
uint16_t numStages,
float32_t * pCoeffs,
float32_t * pState 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the floating-point FIR lattice structure.
[in]numStagesnumber of filter stages.
[in]*pCoeffspoints to the coefficient buffer. The array is of length numStages.
[in]*pStatepoints to the state buffer. The array is of length numStages.
+
+
+
Returns
none.
+ +

References arm_fir_lattice_instance_f32::numStages, arm_fir_lattice_instance_f32::pCoeffs, and arm_fir_lattice_instance_f32::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_lattice_init_q15 (arm_fir_lattice_instance_q15 * S,
uint16_t numStages,
q15_t * pCoeffs,
q15_t * pState 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q15 FIR lattice structure.
[in]numStagesnumber of filter stages.
[in]*pCoeffspoints to the coefficient buffer. The array is of length numStages.
[in]*pStatepoints to the state buffer. The array is of length numStages.
+
+
+
Returns
none.
+ +

References arm_fir_lattice_instance_q15::numStages, arm_fir_lattice_instance_q15::pCoeffs, and arm_fir_lattice_instance_q15::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_lattice_init_q31 (arm_fir_lattice_instance_q31 * S,
uint16_t numStages,
q31_t * pCoeffs,
q31_t * pState 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q31 FIR lattice structure.
[in]numStagesnumber of filter stages.
[in]*pCoeffspoints to the coefficient buffer. The array is of length numStages.
[in]*pStatepoints to the state buffer. The array is of length numStages.
+
+
+
Returns
none.
+ +

References arm_fir_lattice_instance_q31::numStages, arm_fir_lattice_instance_q31::pCoeffs, and arm_fir_lattice_instance_q31::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_lattice_q15 (const arm_fir_lattice_instance_q15 * S,
q15_t * pSrc,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q15 FIR lattice structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+ +

References __PKHBT, __SIMD32, blockSize, arm_fir_lattice_instance_q15::numStages, arm_fir_lattice_instance_q15::pCoeffs, and arm_fir_lattice_instance_q15::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_lattice_q31 (const arm_fir_lattice_instance_q31 * S,
q31_t * pSrc,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q31 FIR lattice structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior: In order to avoid overflows the input signal must be scaled down by 2*log2(numStages) bits.

+ +

References blockSize, arm_fir_lattice_instance_q31::numStages, arm_fir_lattice_instance_q31::pCoeffs, and arm_fir_lattice_instance_q31::pState.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__FIR__Lattice.js b/docs/DSP/html/group__FIR__Lattice.js new file mode 100644 index 0000000..39e371b --- /dev/null +++ b/docs/DSP/html/group__FIR__Lattice.js @@ -0,0 +1,9 @@ +var group__FIR__Lattice = +[ + [ "arm_fir_lattice_f32", "group__FIR__Lattice.html#gae63a45a63a11a65f2eae8b8b1fe370a8", null ], + [ "arm_fir_lattice_init_f32", "group__FIR__Lattice.html#ga86199a1590af2b8941c6532ee9d03229", null ], + [ "arm_fir_lattice_init_q15", "group__FIR__Lattice.html#ga1b22f30ce1cc19bf5a5d7c9fca154d72", null ], + [ "arm_fir_lattice_init_q31", "group__FIR__Lattice.html#gac05a17a0188bb851b58d19e572870a54", null ], + [ "arm_fir_lattice_q15", "group__FIR__Lattice.html#gabb0ab07fd313b4d863070c3ddca51542", null ], + [ "arm_fir_lattice_q31", "group__FIR__Lattice.html#ga2e36fd210e4a1a5dd333ce80dd6d9a88", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__FIR__Sparse.html b/docs/DSP/html/group__FIR__Sparse.html new file mode 100644 index 0000000..15ee1bf --- /dev/null +++ b/docs/DSP/html/group__FIR__Sparse.html @@ -0,0 +1,725 @@ + + + + + +Finite Impulse Response (FIR) Sparse Filters +CMSIS-DSP: Finite Impulse Response (FIR) Sparse Filters + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Finite Impulse Response (FIR) Sparse Filters
Filtering Functions
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

void arm_fir_sparse_f32 (arm_fir_sparse_instance_f32 *S, float32_t *pSrc, float32_t *pDst, float32_t *pScratchIn, uint32_t blockSize)
 Processing function for the floating-point sparse FIR filter. More...
 
void arm_fir_sparse_init_f32 (arm_fir_sparse_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize)
 Initialization function for the floating-point sparse FIR filter. More...
 
void arm_fir_sparse_init_q15 (arm_fir_sparse_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize)
 Initialization function for the Q15 sparse FIR filter. More...
 
void arm_fir_sparse_init_q31 (arm_fir_sparse_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize)
 Initialization function for the Q31 sparse FIR filter. More...
 
void arm_fir_sparse_init_q7 (arm_fir_sparse_instance_q7 *S, uint16_t numTaps, q7_t *pCoeffs, q7_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize)
 Initialization function for the Q7 sparse FIR filter. More...
 
void arm_fir_sparse_q15 (arm_fir_sparse_instance_q15 *S, q15_t *pSrc, q15_t *pDst, q15_t *pScratchIn, q31_t *pScratchOut, uint32_t blockSize)
 Processing function for the Q15 sparse FIR filter. More...
 
void arm_fir_sparse_q31 (arm_fir_sparse_instance_q31 *S, q31_t *pSrc, q31_t *pDst, q31_t *pScratchIn, uint32_t blockSize)
 Processing function for the Q31 sparse FIR filter. More...
 
void arm_fir_sparse_q7 (arm_fir_sparse_instance_q7 *S, q7_t *pSrc, q7_t *pDst, q7_t *pScratchIn, q31_t *pScratchOut, uint32_t blockSize)
 Processing function for the Q7 sparse FIR filter. More...
 
+

Description

+

This group of functions implements sparse FIR filters. Sparse FIR filters are equivalent to standard FIR filters except that most of the coefficients are equal to zero. Sparse filters are used for simulating reflections in communications and audio applications.

+

There are separate functions for Q7, Q15, Q31, and floating-point data types. The functions operate on blocks of input and output data and each call to the function processes blockSize samples through the filter. pSrc and pDst points to input and output arrays respectively containing blockSize values.

+
Algorithm:
The sparse filter instant structure contains an array of tap indices pTapDelay which specifies the locations of the non-zero coefficients. This is in addition to the coefficient array b. The implementation essentially skips the multiplications by zero and leads to an efficient realization. 
+     y[n] = b[0] * x[n-pTapDelay[0]] + b[1] * x[n-pTapDelay[1]] + b[2] * x[n-pTapDelay[2]] + ...+ b[numTaps-1] * x[n-pTapDelay[numTaps-1]]
+
+
+FIRSparse.gif +
+Sparse FIR filter. b[n] represents the filter coefficients
+
+
pCoeffs points to a coefficient array of size numTaps; pTapDelay points to an array of nonzero indices and is also of size numTaps; pState points to a state array of size maxDelay + blockSize, where maxDelay is the largest offset value that is ever used in the pTapDelay array. Some of the processing functions also require temporary working buffers.
+
Instance Structure
The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient and offset arrays may be shared among several instances while state variable arrays cannot be shared. There are separate instance structure declarations for each of the 4 supported data types.
+
Initialization Functions
There is also an associated initialization function for each data type. The initialization function performs the following operations:
    +
  • Sets the values of the internal structure fields.
    • +
  • Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numTaps, pCoeffs, pTapDelay, maxDelay, stateIndex, pState. Also set all of the values in pState to zero.
    • +
+
+
Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros before static initialization. The code below statically initializes each of the 4 different data type filter instance structures 
+arm_fir_sparse_instance_f32 S = {numTaps, 0, pState, pCoeffs, maxDelay, pTapDelay};
+arm_fir_sparse_instance_q31 S = {numTaps, 0, pState, pCoeffs, maxDelay, pTapDelay};
+arm_fir_sparse_instance_q15 S = {numTaps, 0, pState, pCoeffs, maxDelay, pTapDelay};
+arm_fir_sparse_instance_q7 S =  {numTaps, 0, pState, pCoeffs, maxDelay, pTapDelay};
+
+
+
Fixed-Point Behavior
Care must be taken when using the fixed-point versions of the sparse FIR filter functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_sparse_f32 (arm_fir_sparse_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst,
float32_t * pScratchIn,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + +
[in]*Spoints to an instance of the floating-point sparse FIR structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data
[in]*pScratchInpoints to a temporary buffer of size blockSize.
[in]blockSizenumber of input samples to process per call.
+
+
+
Returns
none.
+ +

References arm_circularRead_f32(), arm_circularWrite_f32(), blockSize, arm_fir_sparse_instance_f32::maxDelay, arm_fir_sparse_instance_f32::numTaps, arm_fir_sparse_instance_f32::pCoeffs, arm_fir_sparse_instance_f32::pState, arm_fir_sparse_instance_f32::pTapDelay, and arm_fir_sparse_instance_f32::stateIndex.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_sparse_init_f32 (arm_fir_sparse_instance_f32 * S,
uint16_t numTaps,
float32_t * pCoeffs,
float32_t * pState,
int32_t * pTapDelay,
uint16_t maxDelay,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + + +
[in,out]*Spoints to an instance of the floating-point sparse FIR structure.
[in]numTapsnumber of nonzero coefficients in the filter.
[in]*pCoeffspoints to the array of filter coefficients.
[in]*pStatepoints to the state buffer.
[in]*pTapDelaypoints to the array of offset times.
[in]maxDelaymaximum offset time supported.
[in]blockSizenumber of samples that will be processed per block.
+
+
+
Returns
none
+

Description:

+
pCoeffs holds the filter coefficients and has length numTaps. pState holds the filter's state variables and must be of length maxDelay + blockSize, where maxDelay is the maximum number of delay line values. blockSize is the number of samples processed by the arm_fir_sparse_f32() function.
+ +

References arm_fir_sparse_instance_f32::maxDelay, arm_fir_sparse_instance_f32::numTaps, arm_fir_sparse_instance_f32::pCoeffs, arm_fir_sparse_instance_f32::pState, arm_fir_sparse_instance_f32::pTapDelay, and arm_fir_sparse_instance_f32::stateIndex.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_sparse_init_q15 (arm_fir_sparse_instance_q15 * S,
uint16_t numTaps,
q15_t * pCoeffs,
q15_t * pState,
int32_t * pTapDelay,
uint16_t maxDelay,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + + +
[in,out]*Spoints to an instance of the Q15 sparse FIR structure.
[in]numTapsnumber of nonzero coefficients in the filter.
[in]*pCoeffspoints to the array of filter coefficients.
[in]*pStatepoints to the state buffer.
[in]*pTapDelaypoints to the array of offset times.
[in]maxDelaymaximum offset time supported.
[in]blockSizenumber of samples that will be processed per block.
+
+
+
Returns
none
+

Description:

+
pCoeffs holds the filter coefficients and has length numTaps. pState holds the filter's state variables and must be of length maxDelay + blockSize, where maxDelay is the maximum number of delay line values. blockSize is the number of words processed by arm_fir_sparse_q15() function.
+ +

References arm_fir_sparse_instance_q15::maxDelay, arm_fir_sparse_instance_q15::numTaps, arm_fir_sparse_instance_q15::pCoeffs, arm_fir_sparse_instance_q15::pState, arm_fir_sparse_instance_q15::pTapDelay, and arm_fir_sparse_instance_q15::stateIndex.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_sparse_init_q31 (arm_fir_sparse_instance_q31 * S,
uint16_t numTaps,
q31_t * pCoeffs,
q31_t * pState,
int32_t * pTapDelay,
uint16_t maxDelay,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + + +
[in,out]*Spoints to an instance of the Q31 sparse FIR structure.
[in]numTapsnumber of nonzero coefficients in the filter.
[in]*pCoeffspoints to the array of filter coefficients.
[in]*pStatepoints to the state buffer.
[in]*pTapDelaypoints to the array of offset times.
[in]maxDelaymaximum offset time supported.
[in]blockSizenumber of samples that will be processed per block.
+
+
+
Returns
none
+

Description:

+
pCoeffs holds the filter coefficients and has length numTaps. pState holds the filter's state variables and must be of length maxDelay + blockSize, where maxDelay is the maximum number of delay line values. blockSize is the number of words processed by arm_fir_sparse_q31() function.
+ +

References arm_fir_sparse_instance_q31::maxDelay, arm_fir_sparse_instance_q31::numTaps, arm_fir_sparse_instance_q31::pCoeffs, arm_fir_sparse_instance_q31::pState, arm_fir_sparse_instance_q31::pTapDelay, and arm_fir_sparse_instance_q31::stateIndex.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_sparse_init_q7 (arm_fir_sparse_instance_q7 * S,
uint16_t numTaps,
q7_t * pCoeffs,
q7_t * pState,
int32_t * pTapDelay,
uint16_t maxDelay,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + + +
[in,out]*Spoints to an instance of the Q7 sparse FIR structure.
[in]numTapsnumber of nonzero coefficients in the filter.
[in]*pCoeffspoints to the array of filter coefficients.
[in]*pStatepoints to the state buffer.
[in]*pTapDelaypoints to the array of offset times.
[in]maxDelaymaximum offset time supported.
[in]blockSizenumber of samples that will be processed per block.
+
+
+
Returns
none
+

Description:

+
pCoeffs holds the filter coefficients and has length numTaps. pState holds the filter's state variables and must be of length maxDelay + blockSize, where maxDelay is the maximum number of delay line values. blockSize is the number of samples processed by the arm_fir_sparse_q7() function.
+ +

References arm_fir_sparse_instance_q7::maxDelay, arm_fir_sparse_instance_q7::numTaps, arm_fir_sparse_instance_q7::pCoeffs, arm_fir_sparse_instance_q7::pState, arm_fir_sparse_instance_q7::pTapDelay, and arm_fir_sparse_instance_q7::stateIndex.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_sparse_q15 (arm_fir_sparse_instance_q15 * S,
q15_t * pSrc,
q15_t * pDst,
q15_t * pScratchIn,
q31_t * pScratchOut,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + +
[in]*Spoints to an instance of the Q15 sparse FIR structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data
[in]*pScratchInpoints to a temporary buffer of size blockSize.
[in]*pScratchOutpoints to a temporary buffer of size blockSize.
[in]blockSizenumber of input samples to process per call.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 32-bit accumulator. The 1.15 x 1.15 multiplications yield a 2.30 result and these are added to a 2.30 accumulator. Thus the full precision of the multiplications is maintained but there is only a single guard bit in the accumulator. If the accumulator result overflows it will wrap around rather than saturate. After all multiply-accumulates are performed, the 2.30 accumulator is truncated to 2.15 format and then saturated to 1.15 format. In order to avoid overflows the input signal or coefficients must be scaled down by log2(numTaps) bits.
+ +

References __PKHBT, __SIMD32, arm_circularRead_q15(), arm_circularWrite_q15(), blockSize, arm_fir_sparse_instance_q15::maxDelay, arm_fir_sparse_instance_q15::numTaps, arm_fir_sparse_instance_q15::pCoeffs, arm_fir_sparse_instance_q15::pState, arm_fir_sparse_instance_q15::pTapDelay, and arm_fir_sparse_instance_q15::stateIndex.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_sparse_q31 (arm_fir_sparse_instance_q31 * S,
q31_t * pSrc,
q31_t * pDst,
q31_t * pScratchIn,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + +
[in]*Spoints to an instance of the Q31 sparse FIR structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data
[in]*pScratchInpoints to a temporary buffer of size blockSize.
[in]blockSizenumber of input samples to process per call.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 32-bit accumulator. The 1.31 x 1.31 multiplications are truncated to 2.30 format. This leads to loss of precision on the intermediate multiplications and provides only a single guard bit. If the accumulator result overflows, it wraps around rather than saturate. In order to avoid overflows the input signal or coefficients must be scaled down by log2(numTaps) bits.
+ +

References arm_circularRead_f32(), arm_circularWrite_f32(), blockSize, arm_fir_sparse_instance_q31::maxDelay, arm_fir_sparse_instance_q31::numTaps, arm_fir_sparse_instance_q31::pCoeffs, arm_fir_sparse_instance_q31::pState, arm_fir_sparse_instance_q31::pTapDelay, and arm_fir_sparse_instance_q31::stateIndex.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_sparse_q7 (arm_fir_sparse_instance_q7 * S,
q7_t * pSrc,
q7_t * pDst,
q7_t * pScratchIn,
q31_t * pScratchOut,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + +
[in]*Spoints to an instance of the Q7 sparse FIR structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data
[in]*pScratchInpoints to a temporary buffer of size blockSize.
[in]*pScratchOutpoints to a temporary buffer of size blockSize.
[in]blockSizenumber of input samples to process per call.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 32-bit internal accumulator. Both coefficients and state variables are represented in 1.7 format and multiplications yield a 2.14 result. The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. The accumulator is then converted to 18.7 format by discarding the low 7 bits. Finally, the result is truncated to 1.7 format.
+ +

References __PACKq7, __SIMD32, arm_circularRead_q7(), arm_circularWrite_q7(), blockSize, arm_fir_sparse_instance_q7::maxDelay, arm_fir_sparse_instance_q7::numTaps, arm_fir_sparse_instance_q7::pCoeffs, arm_fir_sparse_instance_q7::pState, arm_fir_sparse_instance_q7::pTapDelay, and arm_fir_sparse_instance_q7::stateIndex.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__FIR__Sparse.js b/docs/DSP/html/group__FIR__Sparse.js new file mode 100644 index 0000000..fc9fa87 --- /dev/null +++ b/docs/DSP/html/group__FIR__Sparse.js @@ -0,0 +1,11 @@ +var group__FIR__Sparse = +[ + [ "arm_fir_sparse_f32", "group__FIR__Sparse.html#ga23a9284de5ee39406713b91d18ac8838", null ], + [ "arm_fir_sparse_init_f32", "group__FIR__Sparse.html#ga86378a08a9d9e1e0e5de77843b34d396", null ], + [ "arm_fir_sparse_init_q15", "group__FIR__Sparse.html#ga5eaa80bf72bcccef5a2c5fc6648d1baa", null ], + [ "arm_fir_sparse_init_q31", "group__FIR__Sparse.html#ga9a0bb2134bc85d3e55c6be6d946ee634", null ], + [ "arm_fir_sparse_init_q7", "group__FIR__Sparse.html#ga98f5c1a097d4572ce4ff3b0c58ebcdbd", null ], + [ "arm_fir_sparse_q15", "group__FIR__Sparse.html#ga2bffda2e156e72427e19276cd9c3d3cc", null ], + [ "arm_fir_sparse_q31", "group__FIR__Sparse.html#ga03e9c2f0f35ad67d20bac66be9f920ec", null ], + [ "arm_fir_sparse_q7", "group__FIR__Sparse.html#gae86c145efc2d9ec32dc6d8c1ad2ccb3c", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__FIR__decimate.html b/docs/DSP/html/group__FIR__decimate.html new file mode 100644 index 0000000..6296034 --- /dev/null +++ b/docs/DSP/html/group__FIR__decimate.html @@ -0,0 +1,662 @@ + + + + + +Finite Impulse Response (FIR) Decimator +CMSIS-DSP: Finite Impulse Response (FIR) Decimator + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Finite Impulse Response (FIR) Decimator
Filtering Functions
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

void arm_fir_decimate_f32 (const arm_fir_decimate_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point FIR decimator. More...
 
void arm_fir_decimate_fast_q15 (const arm_fir_decimate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4. More...
 
void arm_fir_decimate_fast_q31 (arm_fir_decimate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4. More...
 
arm_status arm_fir_decimate_init_f32 (arm_fir_decimate_instance_f32 *S, uint16_t numTaps, uint8_t M, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize)
 Initialization function for the floating-point FIR decimator. More...
 
arm_status arm_fir_decimate_init_q15 (arm_fir_decimate_instance_q15 *S, uint16_t numTaps, uint8_t M, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize)
 Initialization function for the Q15 FIR decimator. More...
 
arm_status arm_fir_decimate_init_q31 (arm_fir_decimate_instance_q31 *S, uint16_t numTaps, uint8_t M, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize)
 Initialization function for the Q31 FIR decimator. More...
 
void arm_fir_decimate_q15 (const arm_fir_decimate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 FIR decimator. More...
 
void arm_fir_decimate_q31 (const arm_fir_decimate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 FIR decimator. More...
 
+

Description

+

These functions combine an FIR filter together with a decimator. They are used in multirate systems for reducing the sample rate of a signal without introducing aliasing distortion. Conceptually, the functions are equivalent to the block diagram below:

+
+FIRDecimator.gif +
+Components included in the FIR Decimator functions
+

When decimating by a factor of M, the signal should be prefiltered by a lowpass filter with a normalized cutoff frequency of 1/M in order to prevent aliasing distortion. The user of the function is responsible for providing the filter coefficients.

+

The FIR decimator functions provided in the CMSIS DSP Library combine the FIR filter and the decimator in an efficient manner. Instead of calculating all of the FIR filter outputs and discarding M-1 out of every M, only the samples output by the decimator are computed. The functions operate on blocks of input and output data. pSrc points to an array of blockSize input values and pDst points to an array of blockSize/M output values. In order to have an integer number of output samples blockSize must always be a multiple of the decimation factor M.

+

The library provides separate functions for Q15, Q31 and floating-point data types.

+
Algorithm:
The FIR portion of the algorithm uses the standard form filter: 
+    y[n] = b[0] * x[n] + b[1] * x[n-1] + b[2] * x[n-2] + ...+ b[numTaps-1] * x[n-numTaps+1]
+
where, b[n] are the filter coefficients.
+
The pCoeffs points to a coefficient array of size numTaps. Coefficients are stored in time reversed order.
+
+    {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+
+
pState points to a state array of size numTaps + blockSize - 1. Samples in the state buffer are stored in the order:
+
+    {x[n-numTaps+1], x[n-numTaps], x[n-numTaps-1], x[n-numTaps-2]....x[0], x[1], ..., x[blockSize-1]}
+
The state variables are updated after each block of data is processed, the coefficients are untouched.
+
Instance Structure
The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable array should be allocated separately. There are separate instance structure declarations for each of the 3 supported data types.
+
Initialization Functions
There is also an associated initialization function for each data type. The initialization function performs the following operations:
    +
  • Sets the values of the internal structure fields.
    • +
  • Zeros out the values in the state buffer.
    • +
  • Checks to make sure that the size of the input is a multiple of the decimation factor. To do this manually without calling the init function, assign the follow subfields of the instance structure: numTaps, pCoeffs, M (decimation factor), pState. Also set all of the values in pState to zero.
    • +
+
+
Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. The code below statically initializes each of the 3 different data type filter instance structures 
+arm_fir_decimate_instance_f32 S = {M, numTaps, pCoeffs, pState};
+arm_fir_decimate_instance_q31 S = {M, numTaps, pCoeffs, pState};
+arm_fir_decimate_instance_q15 S = {M, numTaps, pCoeffs, pState};
+
where M is the decimation factor; numTaps is the number of filter coefficients in the filter; pCoeffs is the address of the coefficient buffer; pState is the address of the state buffer. Be sure to set the values in the state buffer to zeros when doing static initialization.
+
Fixed-Point Behavior
Care must be taken when using the fixed-point versions of the FIR decimate filter functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_decimate_f32 (const arm_fir_decimate_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the floating-point FIR decimator structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data.
[in]blockSizenumber of input samples to process per call.
+
+
+
Returns
none.
+ +

References arm_fir_decimate_instance_f32::M, arm_fir_decimate_instance_f32::numTaps, arm_fir_decimate_instance_f32::pCoeffs, and arm_fir_decimate_instance_f32::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_decimate_fast_q15 (const arm_fir_decimate_instance_q15 * S,
q15_t * pSrc,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q15 FIR decimator structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data
[in]blockSizenumber of input samples to process per call.
+
+
+
Returns
none
+
Restrictions
If the silicon does not support unaligned memory access enable the macro UNALIGNED_SUPPORT_DISABLE In this case input, output, state buffers should be aligned by 32-bit
+

Scaling and Overflow Behavior:

+
This fast version uses a 32-bit accumulator with 2.30 format. The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around and distorts the result. In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits (log2 is read as log to the base 2). The 2.30 accumulator is then truncated to 2.15 format and saturated to yield the 1.15 result.
+
Refer to the function arm_fir_decimate_q15() for a slower implementation of this function which uses 64-bit accumulation to avoid wrap around distortion. Both the slow and the fast versions use the same instance structure. Use the function arm_fir_decimate_init_q15() to initialize the filter structure.
+ +

References __SIMD32, __SMLAD(), arm_fir_decimate_instance_q15::M, arm_fir_decimate_instance_q15::numTaps, arm_fir_decimate_instance_q15::pCoeffs, and arm_fir_decimate_instance_q15::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_decimate_fast_q31 (arm_fir_decimate_instance_q31 * S,
q31_t * pSrc,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q31 FIR decimator structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data
[in]blockSizenumber of input samples to process per call.
+
+
+
Returns
none
+

Scaling and Overflow Behavior:

+
This function is optimized for speed at the expense of fixed-point precision and overflow protection. The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format. These intermediate results are added to a 2.30 accumulator. Finally, the accumulator is saturated and converted to a 1.31 result. The fast version has the same overflow behavior as the standard version and provides less precision since it discards the low 32 bits of each multiplication result. In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits (where log2 is read as log to the base 2).
+
Refer to the function arm_fir_decimate_q31() for a slower implementation of this function which uses a 64-bit accumulator to provide higher precision. Both the slow and the fast versions use the same instance structure. Use the function arm_fir_decimate_init_q31() to initialize the filter structure.
+ +

References arm_fir_decimate_instance_q31::M, arm_fir_decimate_instance_q31::numTaps, arm_fir_decimate_instance_q31::pCoeffs, and arm_fir_decimate_instance_q31::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_fir_decimate_init_f32 (arm_fir_decimate_instance_f32 * S,
uint16_t numTaps,
uint8_t M,
float32_t * pCoeffs,
float32_t * pState,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + +
[in,out]*Spoints to an instance of the floating-point FIR decimator structure.
[in]numTapsnumber of coefficients in the filter.
[in]Mdecimation factor.
[in]*pCoeffspoints to the filter coefficients.
[in]*pStatepoints to the state buffer.
[in]blockSizenumber of input samples to process per call.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization was successful or ARM_MATH_LENGTH_ERROR if blockSize is not a multiple of M.
+

Description:

+
pCoeffs points to the array of filter coefficients stored in time reversed order: 
+   {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+
+
pState points to the array of state variables. pState is of length numTaps+blockSize-1 words where blockSize is the number of input samples passed to arm_fir_decimate_f32(). M is the decimation factor.
+ +

References ARM_MATH_LENGTH_ERROR, ARM_MATH_SUCCESS, arm_fir_decimate_instance_f32::M, arm_fir_decimate_instance_f32::numTaps, arm_fir_decimate_instance_f32::pCoeffs, arm_fir_decimate_instance_f32::pState, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_fir_decimate_init_q15 (arm_fir_decimate_instance_q15 * S,
uint16_t numTaps,
uint8_t M,
q15_t * pCoeffs,
q15_t * pState,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + +
[in,out]*Spoints to an instance of the Q15 FIR decimator structure.
[in]numTapsnumber of coefficients in the filter.
[in]Mdecimation factor.
[in]*pCoeffspoints to the filter coefficients.
[in]*pStatepoints to the state buffer.
[in]blockSizenumber of input samples to process per call.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization was successful or ARM_MATH_LENGTH_ERROR if blockSize is not a multiple of M.
+

Description:

+
pCoeffs points to the array of filter coefficients stored in time reversed order: 
+   {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+
+
pState points to the array of state variables. pState is of length numTaps+blockSize-1 words where blockSize is the number of input samples to the call arm_fir_decimate_q15(). M is the decimation factor.
+ +

References ARM_MATH_LENGTH_ERROR, ARM_MATH_SUCCESS, arm_fir_decimate_instance_q15::M, arm_fir_decimate_instance_q15::numTaps, arm_fir_decimate_instance_q15::pCoeffs, arm_fir_decimate_instance_q15::pState, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_fir_decimate_init_q31 (arm_fir_decimate_instance_q31 * S,
uint16_t numTaps,
uint8_t M,
q31_t * pCoeffs,
q31_t * pState,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + +
[in,out]*Spoints to an instance of the Q31 FIR decimator structure.
[in]numTapsnumber of coefficients in the filter.
[in]Mdecimation factor.
[in]*pCoeffspoints to the filter coefficients.
[in]*pStatepoints to the state buffer.
[in]blockSizenumber of input samples to process per call.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization was successful or ARM_MATH_LENGTH_ERROR if blockSize is not a multiple of M.
+

Description:

+
pCoeffs points to the array of filter coefficients stored in time reversed order: 
+   {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+
+
pState points to the array of state variables. pState is of length numTaps+blockSize-1 words where blockSize is the number of input samples passed to arm_fir_decimate_q31(). M is the decimation factor.
+ +

References ARM_MATH_LENGTH_ERROR, ARM_MATH_SUCCESS, arm_fir_decimate_instance_q31::M, arm_fir_decimate_instance_q31::numTaps, arm_fir_decimate_instance_q31::pCoeffs, arm_fir_decimate_instance_q31::pState, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_decimate_q15 (const arm_fir_decimate_instance_q15 * S,
q15_t * pSrc,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q15 FIR decimator structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the location where the output result is written.
[in]blockSizenumber of input samples to process per call.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 64-bit internal accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.
+
Refer to the function arm_fir_decimate_fast_q15() for a faster but less precise implementation of this function for Cortex-M3 and Cortex-M4.
+ +

References arm_fir_decimate_instance_q15::M, arm_fir_decimate_instance_q15::numTaps, arm_fir_decimate_instance_q15::pCoeffs, and arm_fir_decimate_instance_q15::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fir_decimate_q31 (const arm_fir_decimate_instance_q31 * S,
q31_t * pSrc,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q31 FIR decimator structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data
[in]blockSizenumber of input samples to process per call.
+
+
+
Returns
none
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits (where log2 is read as log to the base 2). After all multiply-accumulates are performed, the 2.62 accumulator is truncated to 1.32 format and then saturated to 1.31 format.
+
Refer to the function arm_fir_decimate_fast_q31() for a faster but less precise implementation of this function for Cortex-M3 and Cortex-M4.
+ +

References arm_fir_decimate_instance_q31::M, arm_fir_decimate_instance_q31::numTaps, arm_fir_decimate_instance_q31::pCoeffs, and arm_fir_decimate_instance_q31::pState.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__FIR__decimate.js b/docs/DSP/html/group__FIR__decimate.js new file mode 100644 index 0000000..1ad4fd4 --- /dev/null +++ b/docs/DSP/html/group__FIR__decimate.js @@ -0,0 +1,11 @@ +var group__FIR__decimate = +[ + [ "arm_fir_decimate_f32", "group__FIR__decimate.html#ga25aa3d58a90bf91b6a82272a0bc518f7", null ], + [ "arm_fir_decimate_fast_q15", "group__FIR__decimate.html#ga3f434c9a5d3b4e68061feac0714ea2ac", null ], + [ "arm_fir_decimate_fast_q31", "group__FIR__decimate.html#ga3c18cc3d0548a410c577f1bead9582b7", null ], + [ "arm_fir_decimate_init_f32", "group__FIR__decimate.html#gaaa2524b08220fd6c3f753e692ffc7d3b", null ], + [ "arm_fir_decimate_init_q15", "group__FIR__decimate.html#gada660e54b93d5d32178c6f5e1c6f368d", null ], + [ "arm_fir_decimate_init_q31", "group__FIR__decimate.html#ga9ed47c4e0f58affa935d84e0508a7f39", null ], + [ "arm_fir_decimate_q15", "group__FIR__decimate.html#gab8bef6d0f6a26fdbfce9485727713ce5", null ], + [ "arm_fir_decimate_q31", "group__FIR__decimate.html#gaef8e86add28f15fdc5ecc484e9dd7a4e", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__Fill.html b/docs/DSP/html/group__Fill.html new file mode 100644 index 0000000..7f9c462 --- /dev/null +++ b/docs/DSP/html/group__Fill.html @@ -0,0 +1,328 @@ + + + + + +Vector Fill +CMSIS-DSP: Vector Fill + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Vector Fill
Support Functions
+
+
+ + + + + + + + + + + + + + +

+Functions

void arm_fill_f32 (float32_t value, float32_t *pDst, uint32_t blockSize)
 Fills a constant value into a floating-point vector. More...
 
void arm_fill_q15 (q15_t value, q15_t *pDst, uint32_t blockSize)
 Fills a constant value into a Q15 vector. More...
 
void arm_fill_q31 (q31_t value, q31_t *pDst, uint32_t blockSize)
 Fills a constant value into a Q31 vector. More...
 
void arm_fill_q7 (q7_t value, q7_t *pDst, uint32_t blockSize)
 Fills a constant value into a Q7 vector. More...
 
+

Description

+

Fills the destination vector with a constant value.

+
+        pDst[n] = value;   0 <= n < blockSize.
+

There are separate functions for floating point, Q31, Q15, and Q7 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fill_f32 (float32_t value,
float32_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]valueinput value to be filled
[out]*pDstpoints to output vector
[in]blockSizelength of the output vector
+
+
+
Returns
none.
+ +

References blockSize.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fill_q15 (q15_t value,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]valueinput value to be filled
[out]*pDstpoints to output vector
[in]blockSizelength of the output vector
+
+
+
Returns
none.
+ +

References __PKHBT, __SIMD32, and blockSize.

+ +

Referenced by arm_conv_fast_opt_q15(), arm_conv_opt_q15(), arm_conv_opt_q7(), arm_conv_partial_fast_opt_q15(), arm_conv_partial_opt_q15(), arm_conv_partial_opt_q7(), arm_correlate_fast_opt_q15(), arm_correlate_opt_q15(), and arm_correlate_opt_q7().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fill_q31 (q31_t value,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]valueinput value to be filled
[out]*pDstpoints to output vector
[in]blockSizelength of the output vector
+
+
+
Returns
none.
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_fill_q7 (q7_t value,
q7_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]valueinput value to be filled
[out]*pDstpoints to output vector
[in]blockSizelength of the output vector
+
+
+
Returns
none.
+ +

References __PACKq7, __SIMD32, and blockSize.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__Fill.js b/docs/DSP/html/group__Fill.js new file mode 100644 index 0000000..7bc466b --- /dev/null +++ b/docs/DSP/html/group__Fill.js @@ -0,0 +1,7 @@ +var group__Fill = +[ + [ "arm_fill_f32", "group__Fill.html#ga2248e8d3901b4afb7827163132baad94", null ], + [ "arm_fill_q15", "group__Fill.html#ga76b21c32a3783a2b3334d930a646e5d8", null ], + [ "arm_fill_q31", "group__Fill.html#ga69cc781cf337bd0a31bb85c772a35f7f", null ], + [ "arm_fill_q7", "group__Fill.html#ga0465cf326ada039ed792f94b033d9ec5", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__FrequencyBin.html b/docs/DSP/html/group__FrequencyBin.html new file mode 100644 index 0000000..f58c0b1 --- /dev/null +++ b/docs/DSP/html/group__FrequencyBin.html @@ -0,0 +1,166 @@ + + + + + +Frequency Bin Example +CMSIS-DSP: Frequency Bin Example + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
Frequency Bin Example
Examples
+
+
+
Description
+
Demonstrates the calculation of the maximum energy bin in the frequency domain of the input signal with the use of Complex FFT, Complex Magnitude, and Maximum functions.
+
Algorithm:
+
The input test signal contains a 10 kHz signal with uniformly distributed white noise. Calculating the FFT of the input signal will give us the maximum energy of the bin corresponding to the input frequency of 10 kHz.
+
Block Diagram:
+FFTBin.gif +
+Block Diagram
+
+
The figure below shows the time domain signal of 10 kHz signal with uniformly distributed white noise, and the next figure shows the input in the frequency domain. The bin with maximum energy corresponds to 10 kHz signal.
+
+FFTBinInput.gif +
+Input signal in Time domain
+
+FFTBinOutput.gif +
+Input signal in Frequency domain
+
+
Variables Description:
+
    +
  • testInput_f32_10khz points to the input data
    • +
  • testOutput points to the output data
    • +
  • fftSize length of FFT
    • +
  • ifftFlag flag for the selection of CFFT/CIFFT
    • +
  • doBitReverse Flag for selection of normal order or bit reversed order
    • +
  • refIndex reference index value at which maximum energy of bin ocuurs
    • +
  • testIndex calculated index value at which maximum energy of bin ocuurs
    • +
+
+
CMSIS DSP Software Library Functions Used:
+
+
+

Refer arm_fft_bin_example_f32.c

+
+
+ + + + diff --git a/docs/DSP/html/group__GEQ5Band.html b/docs/DSP/html/group__GEQ5Band.html new file mode 100644 index 0000000..e998013 --- /dev/null +++ b/docs/DSP/html/group__GEQ5Band.html @@ -0,0 +1,186 @@ + + + + + +Graphic Audio Equalizer Example +CMSIS-DSP: Graphic Audio Equalizer Example + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
Graphic Audio Equalizer Example
Examples
+
+
+
Description:
+
This example demonstrates how a 5-band graphic equalizer can be constructed using the Biquad cascade functions. A graphic equalizer is used in audio applications to vary the tonal quality of the audio.
+
Block Diagram:
+
The design is based on a cascade of 5 filter sections.
+GEQ_signalflow.gif +
+ Each filter section is 4th order and consists of a cascade of two Biquads. Each filter has a nominal gain of 0 dB (1.0 in linear units) and boosts or cuts signals within a specific frequency range. The edge frequencies between the 5 bands are 100, 500, 2000, and 6000 Hz. Each band has an adjustable boost or cut in the range of +/- 9 dB. For example, the band that extends from 500 to 2000 Hz has the response shown below:
+
+GEQ_bandresponse.gif +
+
+
With 1 dB steps, each filter has a total of 19 different settings. The filter coefficients for all possible 19 settings were precomputed in MATLAB and stored in a table. With 5 different tables, there are a total of 5 x 19 = 95 different 4th order filters. All 95 responses are shown below:
+
+GEQ_allbandresponse.gif +
+
+
Each 4th order filter has 10 coefficents for a grand total of 950 different filter coefficients that must be tabulated. The input and output data is in Q31 format. For better noise performance, the two low frequency bands are implemented using the high precision 32x64-bit Biquad filters. The remaining 3 high frequency bands use standard 32x32-bit Biquad filters. The input signal used in the example is a logarithmic chirp.
+
+GEQ_inputchirp.gif +
+
+
The array bandGains specifies the gain in dB to apply in each band. For example, if bandGains={0, -3, 6, 4, -6}; then the output signal will be:
+
+GEQ_outputchirp.gif +
+
+
+
Note
The output chirp signal follows the gain or boost of each band.
+
+
Variables Description:
+
    +
  • testInput_f32 points to the input data
    • +
  • testRefOutput_f32 points to the reference output data
    • +
  • testOutput points to the test output data
    • +
  • inputQ31 temporary input buffer
    • +
  • outputQ31 temporary output buffer
    • +
  • biquadStateBand1Q31 points to state buffer for band1
    • +
  • biquadStateBand2Q31 points to state buffer for band2
    • +
  • biquadStateBand3Q31 points to state buffer for band3
    • +
  • biquadStateBand4Q31 points to state buffer for band4
    • +
  • biquadStateBand5Q31 points to state buffer for band5
    • +
  • coeffTable points to coefficient buffer for all bands
    • +
  • gainDB gain buffer which has gains applied for all the bands
    • +
+
+
CMSIS DSP Software Library Functions Used:
+
+
+

Refer arm_graphic_equalizer_example_q31.c

+
+
+ + + + diff --git a/docs/DSP/html/group__IIR__Lattice.html b/docs/DSP/html/group__IIR__Lattice.html new file mode 100644 index 0000000..2b804d1 --- /dev/null +++ b/docs/DSP/html/group__IIR__Lattice.html @@ -0,0 +1,531 @@ + + + + + +Infinite Impulse Response (IIR) Lattice Filters +CMSIS-DSP: Infinite Impulse Response (IIR) Lattice Filters + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Infinite Impulse Response (IIR) Lattice Filters
Filtering Functions
+
+
+ + + + + + + + + + + + + + + + + + + + +

+Functions

void arm_iir_lattice_f32 (const arm_iir_lattice_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Processing function for the floating-point IIR lattice filter. More...
 
void arm_iir_lattice_init_f32 (arm_iir_lattice_instance_f32 *S, uint16_t numStages, float32_t *pkCoeffs, float32_t *pvCoeffs, float32_t *pState, uint32_t blockSize)
 Initialization function for the floating-point IIR lattice filter. More...
 
void arm_iir_lattice_init_q15 (arm_iir_lattice_instance_q15 *S, uint16_t numStages, q15_t *pkCoeffs, q15_t *pvCoeffs, q15_t *pState, uint32_t blockSize)
 Initialization function for the Q15 IIR lattice filter. More...
 
void arm_iir_lattice_init_q31 (arm_iir_lattice_instance_q31 *S, uint16_t numStages, q31_t *pkCoeffs, q31_t *pvCoeffs, q31_t *pState, uint32_t blockSize)
 Initialization function for the Q31 IIR lattice filter. More...
 
void arm_iir_lattice_q15 (const arm_iir_lattice_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Processing function for the Q15 IIR lattice filter. More...
 
void arm_iir_lattice_q31 (const arm_iir_lattice_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Processing function for the Q31 IIR lattice filter. More...
 
+

Description

+

This set of functions implements lattice filters for Q15, Q31 and floating-point data types. Lattice filters are used in a variety of adaptive filter applications. The filter structure has feedforward and feedback components and the net impulse response is infinite length. The functions operate on blocks of input and output data and each call to the function processes blockSize samples through the filter. pSrc and pDst point to input and output arrays containing blockSize values.

+
Algorithm:
+IIRLattice.gif +
+Infinite Impulse Response Lattice filter
+ 
+    fN(n)   =  x(n)
+    fm-1(n) = fm(n) - km * gm-1(n-1)   for m = N, N-1, ...1
+    gm(n)   = km * fm-1(n) + gm-1(n-1) for m = N, N-1, ...1
+    y(n)    = vN * gN(n) + vN-1 * gN-1(n) + ...+ v0 * g0(n)
+
+
pkCoeffs points to array of reflection coefficients of size numStages. Reflection coefficients are stored in time-reversed order.
+
+    {kN, kN-1, ....k1}
+
pvCoeffs points to the array of ladder coefficients of size (numStages+1). Ladder coefficients are stored in time-reversed order.
+
+    {vN, vN-1, ...v0}
+
pState points to a state array of size numStages + blockSize. The state variables shown in the figure above (the g values) are stored in the pState array. The state variables are updated after each block of data is processed; the coefficients are untouched.
+
Instance Structure
The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter. Coefficient arrays may be shared among several instances while state variable arrays cannot be shared. There are separate instance structure declarations for each of the 3 supported data types.
+
Initialization Functions
There is also an associated initialization function for each data type. The initialization function performs the following operations:
    +
  • Sets the values of the internal structure fields.
    • +
  • Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numStages, pkCoeffs, pvCoeffs, pState. Also set all of the values in pState to zero.
    • +
+
+
Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros and then manually initialize the instance structure as follows: 
+arm_iir_lattice_instance_f32 S = {numStages, pState, pkCoeffs, pvCoeffs};
+arm_iir_lattice_instance_q31 S = {numStages, pState, pkCoeffs, pvCoeffs};
+arm_iir_lattice_instance_q15 S = {numStages, pState, pkCoeffs, pvCoeffs};
+
+
where numStages is the number of stages in the filter; pState points to the state buffer array; pkCoeffs points to array of the reflection coefficients; pvCoeffs points to the array of ladder coefficients.
+
Fixed-Point Behavior
Care must be taken when using the fixed-point versions of the IIR lattice filter functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_iir_lattice_f32 (const arm_iir_lattice_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the floating-point IIR lattice structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data.
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+ +

References blockSize, arm_iir_lattice_instance_f32::numStages, arm_iir_lattice_instance_f32::pkCoeffs, arm_iir_lattice_instance_f32::pState, and arm_iir_lattice_instance_f32::pvCoeffs.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_iir_lattice_init_f32 (arm_iir_lattice_instance_f32 * S,
uint16_t numStages,
float32_t * pkCoeffs,
float32_t * pvCoeffs,
float32_t * pState,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + +
[in]*Spoints to an instance of the floating-point IIR lattice structure.
[in]numStagesnumber of stages in the filter.
[in]*pkCoeffspoints to the reflection coefficient buffer. The array is of length numStages.
[in]*pvCoeffspoints to the ladder coefficient buffer. The array is of length numStages+1.
[in]*pStatepoints to the state buffer. The array is of length numStages+blockSize.
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+ +

References arm_iir_lattice_instance_f32::numStages, arm_iir_lattice_instance_f32::pkCoeffs, arm_iir_lattice_instance_f32::pState, and arm_iir_lattice_instance_f32::pvCoeffs.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_iir_lattice_init_q15 (arm_iir_lattice_instance_q15 * S,
uint16_t numStages,
q15_t * pkCoeffs,
q15_t * pvCoeffs,
q15_t * pState,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + +
[in]*Spoints to an instance of the Q15 IIR lattice structure.
[in]numStagesnumber of stages in the filter.
[in]*pkCoeffspoints to reflection coefficient buffer. The array is of length numStages.
[in]*pvCoeffspoints to ladder coefficient buffer. The array is of length numStages+1.
[in]*pStatepoints to state buffer. The array is of length numStages+blockSize.
[in]blockSizenumber of samples to process per call.
+
+
+
Returns
none.
+ +

References arm_iir_lattice_instance_q15::numStages, arm_iir_lattice_instance_q15::pkCoeffs, arm_iir_lattice_instance_q15::pState, and arm_iir_lattice_instance_q15::pvCoeffs.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_iir_lattice_init_q31 (arm_iir_lattice_instance_q31 * S,
uint16_t numStages,
q31_t * pkCoeffs,
q31_t * pvCoeffs,
q31_t * pState,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + +
[in]*Spoints to an instance of the Q31 IIR lattice structure.
[in]numStagesnumber of stages in the filter.
[in]*pkCoeffspoints to the reflection coefficient buffer. The array is of length numStages.
[in]*pvCoeffspoints to the ladder coefficient buffer. The array is of length numStages+1.
[in]*pStatepoints to the state buffer. The array is of length numStages+blockSize.
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+ +

References arm_iir_lattice_instance_q31::numStages, arm_iir_lattice_instance_q31::pkCoeffs, arm_iir_lattice_instance_q31::pState, and arm_iir_lattice_instance_q31::pvCoeffs.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_iir_lattice_q15 (const arm_iir_lattice_instance_q15 * S,
q15_t * pSrc,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q15 IIR lattice structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data.
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 64-bit internal accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.
+ +

References __PKHBT, __SIMD32, __SMLALD(), blockSize, arm_iir_lattice_instance_q15::numStages, arm_iir_lattice_instance_q15::pkCoeffs, arm_iir_lattice_instance_q15::pState, and arm_iir_lattice_instance_q15::pvCoeffs.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_iir_lattice_q31 (const arm_iir_lattice_instance_q31 * S,
q31_t * pSrc,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an instance of the Q31 IIR lattice structure.
[in]*pSrcpoints to the block of input data.
[out]*pDstpoints to the block of output data.
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by 2*log2(numStages) bits. After all multiply-accumulates are performed, the 2.62 accumulator is saturated to 1.32 format and then truncated to 1.31 format.
+ +

References __QADD(), __QSUB(), blockSize, clip_q63_to_q31(), arm_iir_lattice_instance_q31::numStages, arm_iir_lattice_instance_q31::pkCoeffs, arm_iir_lattice_instance_q31::pState, and arm_iir_lattice_instance_q31::pvCoeffs.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__IIR__Lattice.js b/docs/DSP/html/group__IIR__Lattice.js new file mode 100644 index 0000000..5d632b3 --- /dev/null +++ b/docs/DSP/html/group__IIR__Lattice.js @@ -0,0 +1,9 @@ +var group__IIR__Lattice = +[ + [ "arm_iir_lattice_f32", "group__IIR__Lattice.html#ga56164a0fe48619b8ceec160347bdd2ff", null ], + [ "arm_iir_lattice_init_f32", "group__IIR__Lattice.html#gaed3b0230bb77439dc902daa625985e04", null ], + [ "arm_iir_lattice_init_q15", "group__IIR__Lattice.html#ga1f4bc2dd3d5641e96815d3a5aad58998", null ], + [ "arm_iir_lattice_init_q31", "group__IIR__Lattice.html#gab686c14175581797d9c3ad7bf1d5cc1e", null ], + [ "arm_iir_lattice_q15", "group__IIR__Lattice.html#gaeb9e9599a288832ed123183eaa8b294a", null ], + [ "arm_iir_lattice_q31", "group__IIR__Lattice.html#ga123b26fa9156cd8d3622dd85931741ed", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__LMS.html b/docs/DSP/html/group__LMS.html new file mode 100644 index 0000000..3e33b75 --- /dev/null +++ b/docs/DSP/html/group__LMS.html @@ -0,0 +1,610 @@ + + + + + +Least Mean Square (LMS) Filters +CMSIS-DSP: Least Mean Square (LMS) Filters + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Least Mean Square (LMS) Filters
Filtering Functions
+
+
+ + + + + + + + + + + + + + + + + + + + +

+Functions

void arm_lms_f32 (const arm_lms_instance_f32 *S, float32_t *pSrc, float32_t *pRef, float32_t *pOut, float32_t *pErr, uint32_t blockSize)
 Processing function for floating-point LMS filter. More...
 
void arm_lms_init_f32 (arm_lms_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, float32_t mu, uint32_t blockSize)
 Initialization function for floating-point LMS filter. More...
 
void arm_lms_init_q15 (arm_lms_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, q15_t mu, uint32_t blockSize, uint32_t postShift)
 Initialization function for the Q15 LMS filter. More...
 
void arm_lms_init_q31 (arm_lms_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, q31_t mu, uint32_t blockSize, uint32_t postShift)
 Initialization function for Q31 LMS filter. More...
 
void arm_lms_q15 (const arm_lms_instance_q15 *S, q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize)
 Processing function for Q15 LMS filter. More...
 
void arm_lms_q31 (const arm_lms_instance_q31 *S, q31_t *pSrc, q31_t *pRef, q31_t *pOut, q31_t *pErr, uint32_t blockSize)
 Processing function for Q31 LMS filter. More...
 
+

Description

+

LMS filters are a class of adaptive filters that are able to "learn" an unknown transfer functions. LMS filters use a gradient descent method in which the filter coefficients are updated based on the instantaneous error signal. Adaptive filters are often used in communication systems, equalizers, and noise removal. The CMSIS DSP Library contains LMS filter functions that operate on Q15, Q31, and floating-point data types. The library also contains normalized LMS filters in which the filter coefficient adaptation is indepedent of the level of the input signal.

+

An LMS filter consists of two components as shown below. The first component is a standard transversal or FIR filter. The second component is a coefficient update mechanism. The LMS filter has two input signals. The "input" feeds the FIR filter while the "reference input" corresponds to the desired output of the FIR filter. That is, the FIR filter coefficients are updated so that the output of the FIR filter matches the reference input. The filter coefficient update mechanism is based on the difference between the FIR filter output and the reference input. This "error signal" tends towards zero as the filter adapts. The LMS processing functions accept the input and reference input signals and generate the filter output and error signal.

+
+LMS.gif +
+Internal structure of the Least Mean Square filter
+

The functions operate on blocks of data and each call to the function processes blockSize samples through the filter. pSrc points to input signal, pRef points to reference signal, pOut points to output signal and pErr points to error signal. All arrays contain blockSize values.

+

The functions operate on a block-by-block basis. Internally, the filter coefficients b[n] are updated on a sample-by-sample basis. The convergence of the LMS filter is slower compared to the normalized LMS algorithm.

+
Algorithm:
The output signal y[n] is computed by a standard FIR filter: 
+     y[n] = b[0] * x[n] + b[1] * x[n-1] + b[2] * x[n-2] + ...+ b[numTaps-1] * x[n-numTaps+1]
+
+
The error signal equals the difference between the reference signal d[n] and the filter output: 
+     e[n] = d[n] - y[n].
+
+
After each sample of the error signal is computed, the filter coefficients b[k] are updated on a sample-by-sample basis: 
+     b[k] = b[k] + e[n] * mu * x[n-k],  for k=0, 1, ..., numTaps-1
+
where mu is the step size and controls the rate of coefficient convergence.
+
In the APIs, pCoeffs points to a coefficient array of size numTaps. Coefficients are stored in time reversed order.
+
+    {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+
+
pState points to a state array of size numTaps + blockSize - 1. Samples in the state buffer are stored in the order:
+
+    {x[n-numTaps+1], x[n-numTaps], x[n-numTaps-1], x[n-numTaps-2]....x[0], x[1], ..., x[blockSize-1]}
+
+
Note that the length of the state buffer exceeds the length of the coefficient array by blockSize-1 samples. The increased state buffer length allows circular addressing, which is traditionally used in FIR filters, to be avoided and yields a significant speed improvement. The state variables are updated after each block of data is processed.
+
Instance Structure
The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter and coefficient and state arrays cannot be shared among instances. There are separate instance structure declarations for each of the 3 supported data types.
+
Initialization Functions
There is also an associated initialization function for each data type. The initialization function performs the following operations:
    +
  • Sets the values of the internal structure fields.
    • +
  • Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numTaps, pCoeffs, mu, postShift (not for f32), pState. Also set all of the values in pState to zero.
    • +
+
+
Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure must be manually initialized. Set the values in the state buffer to zeros before static initialization. The code below statically initializes each of the 3 different data type filter instance structures 
+    arm_lms_instance_f32 S = {numTaps, pState, pCoeffs, mu};
+    arm_lms_instance_q31 S = {numTaps, pState, pCoeffs, mu, postShift};
+    arm_lms_instance_q15 S = {numTaps, pState, pCoeffs, mu, postShift};
+
where numTaps is the number of filter coefficients in the filter; pState is the address of the state buffer; pCoeffs is the address of the coefficient buffer; mu is the step size parameter; and postShift is the shift applied to coefficients.
+
Fixed-Point Behavior:
Care must be taken when using the Q15 and Q31 versions of the LMS filter. The following issues must be considered:
    +
  • Scaling of coefficients
    • +
  • Overflow and saturation
    • +
+
+
Scaling of Coefficients:
Filter coefficients are represented as fractional values and coefficients are restricted to lie in the range [-1 +1). The fixed-point functions have an additional scaling parameter postShift. At the output of the filter's accumulator is a shift register which shifts the result by postShift bits. This essentially scales the filter coefficients by 2^postShift and allows the filter coefficients to exceed the range [+1 -1). The value of postShift is set by the user based on the expected gain through the system being modeled.
+
Overflow and Saturation:
Overflow and saturation behavior of the fixed-point Q15 and Q31 versions are described separately as part of the function specific documentation below.
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_lms_f32 (const arm_lms_instance_f32 * S,
float32_t * pSrc,
float32_t * pRef,
float32_t * pOut,
float32_t * pErr,
uint32_t blockSize 
)
+
+

This function operates on floating-point data types.

+
Parameters
+ + + + + + + +
[in]*Spoints to an instance of the floating-point LMS filter structure.
[in]*pSrcpoints to the block of input data.
[in]*pRefpoints to the block of reference data.
[out]*pOutpoints to the block of output data.
[out]*pErrpoints to the block of error data.
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+ +

References blockSize, arm_lms_instance_f32::mu, arm_lms_instance_f32::numTaps, arm_lms_instance_f32::pCoeffs, and arm_lms_instance_f32::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_lms_init_f32 (arm_lms_instance_f32 * S,
uint16_t numTaps,
float32_t * pCoeffs,
float32_t * pState,
float32_t mu,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + +
[in]*Spoints to an instance of the floating-point LMS filter structure.
[in]numTapsnumber of filter coefficients.
[in]*pCoeffspoints to the coefficient buffer.
[in]*pStatepoints to state buffer.
[in]mustep size that controls filter coefficient updates.
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+
Description:
pCoeffs points to the array of filter coefficients stored in time reversed order: 
+   {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+
The initial filter coefficients serve as a starting point for the adaptive filter. pState points to an array of length numTaps+blockSize-1 samples, where blockSize is the number of input samples processed by each call to arm_lms_f32().
+ +

References arm_lms_instance_f32::mu, arm_lms_instance_f32::numTaps, arm_lms_instance_f32::pCoeffs, and arm_lms_instance_f32::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_lms_init_q15 (arm_lms_instance_q15 * S,
uint16_t numTaps,
q15_t * pCoeffs,
q15_t * pState,
q15_t mu,
uint32_t blockSize,
uint32_t postShift 
)
+
+
Parameters
+ + + + + + + + +
[in]*Spoints to an instance of the Q15 LMS filter structure.
[in]numTapsnumber of filter coefficients.
[in]*pCoeffspoints to the coefficient buffer.
[in]*pStatepoints to the state buffer.
[in]mustep size that controls filter coefficient updates.
[in]blockSizenumber of samples to process.
[in]postShiftbit shift applied to coefficients.
+
+
+
Returns
none.
+
Description:
pCoeffs points to the array of filter coefficients stored in time reversed order: 
+   {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+
The initial filter coefficients serve as a starting point for the adaptive filter. pState points to the array of state variables and size of array is numTaps+blockSize-1 samples, where blockSize is the number of input samples processed by each call to arm_lms_q15().
+ +

References arm_lms_instance_q15::mu, arm_lms_instance_q15::numTaps, arm_lms_instance_q15::pCoeffs, arm_lms_instance_q15::postShift, and arm_lms_instance_q15::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_lms_init_q31 (arm_lms_instance_q31 * S,
uint16_t numTaps,
q31_t * pCoeffs,
q31_t * pState,
q31_t mu,
uint32_t blockSize,
uint32_t postShift 
)
+
+
Parameters
+ + + + + + + + +
[in]*Spoints to an instance of the Q31 LMS filter structure.
[in]numTapsnumber of filter coefficients.
[in]*pCoeffspoints to coefficient buffer.
[in]*pStatepoints to state buffer.
[in]mustep size that controls filter coefficient updates.
[in]blockSizenumber of samples to process.
[in]postShiftbit shift applied to coefficients.
+
+
+
Returns
none.
+
Description:
pCoeffs points to the array of filter coefficients stored in time reversed order: 
+   {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+
The initial filter coefficients serve as a starting point for the adaptive filter. pState points to an array of length numTaps+blockSize-1 samples, where blockSize is the number of input samples processed by each call to arm_lms_q31().
+ +

References arm_lms_instance_q31::mu, arm_lms_instance_q31::numTaps, arm_lms_instance_q31::pCoeffs, arm_lms_instance_q31::postShift, and arm_lms_instance_q31::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_lms_q15 (const arm_lms_instance_q15 * S,
q15_t * pSrc,
q15_t * pRef,
q15_t * pOut,
q15_t * pErr,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + +
[in]*Spoints to an instance of the Q15 LMS filter structure.
[in]*pSrcpoints to the block of input data.
[in]*pRefpoints to the block of reference data.
[out]*pOutpoints to the block of output data.
[out]*pErrpoints to the block of error data.
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+
Scaling and Overflow Behavior:
The function is implemented using a 64-bit internal accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.
+
In this filter, filter coefficients are updated for each sample and the updation of filter cofficients are saturted.
+ +

References __SIMD32, __SMLALD(), blockSize, arm_lms_instance_q15::mu, arm_lms_instance_q15::numTaps, arm_lms_instance_q15::pCoeffs, arm_lms_instance_q15::postShift, and arm_lms_instance_q15::pState.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_lms_q31 (const arm_lms_instance_q31 * S,
q31_t * pSrc,
q31_t * pRef,
q31_t * pOut,
q31_t * pErr,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + +
[in]*Spoints to an instance of the Q15 LMS filter structure.
[in]*pSrcpoints to the block of input data.
[in]*pRefpoints to the block of reference data.
[out]*pOutpoints to the block of output data.
[out]*pErrpoints to the block of error data.
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+
Scaling and Overflow Behavior:
The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clips. In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits. The reference signal should not be scaled down. After all multiply-accumulates are performed, the 2.62 accumulator is shifted and saturated to 1.31 format to yield the final result. The output signal and error signal are in 1.31 format.
+
In this filter, filter coefficients are updated for each sample and the updation of filter cofficients are saturted.
+ +

References blockSize, clip_q63_to_q31(), arm_lms_instance_q31::mu, arm_lms_instance_q31::numTaps, arm_lms_instance_q31::pCoeffs, arm_lms_instance_q31::postShift, and arm_lms_instance_q31::pState.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__LMS.js b/docs/DSP/html/group__LMS.js new file mode 100644 index 0000000..eeed893 --- /dev/null +++ b/docs/DSP/html/group__LMS.js @@ -0,0 +1,9 @@ +var group__LMS = +[ + [ "arm_lms_f32", "group__LMS.html#gae266d009e682180421601627c79a3843", null ], + [ "arm_lms_init_f32", "group__LMS.html#ga9fc7adca0966ff2cec1746fca8364cee", null ], + [ "arm_lms_init_q15", "group__LMS.html#ga9544cc26f18cd4465cfbed371be822b3", null ], + [ "arm_lms_init_q31", "group__LMS.html#ga8d4bc251169f4b102355097a9f7530d6", null ], + [ "arm_lms_q15", "group__LMS.html#gacde16c17eb75979f81b34e2e2a58c7ac", null ], + [ "arm_lms_q31", "group__LMS.html#ga6a0abfe6041253a6f91c63b383a64257", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__LMS__NORM.html b/docs/DSP/html/group__LMS__NORM.html new file mode 100644 index 0000000..f452664 --- /dev/null +++ b/docs/DSP/html/group__LMS__NORM.html @@ -0,0 +1,615 @@ + + + + + +Normalized LMS Filters +CMSIS-DSP: Normalized LMS Filters + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Normalized LMS Filters
Filtering Functions
+
+
+ + + + + + + + + + + + + + + + + + + + +

+Functions

void arm_lms_norm_f32 (arm_lms_norm_instance_f32 *S, float32_t *pSrc, float32_t *pRef, float32_t *pOut, float32_t *pErr, uint32_t blockSize)
 Processing function for floating-point normalized LMS filter. More...
 
void arm_lms_norm_init_f32 (arm_lms_norm_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, float32_t mu, uint32_t blockSize)
 Initialization function for floating-point normalized LMS filter. More...
 
void arm_lms_norm_init_q15 (arm_lms_norm_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, q15_t mu, uint32_t blockSize, uint8_t postShift)
 Initialization function for Q15 normalized LMS filter. More...
 
void arm_lms_norm_init_q31 (arm_lms_norm_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, q31_t mu, uint32_t blockSize, uint8_t postShift)
 Initialization function for Q31 normalized LMS filter. More...
 
void arm_lms_norm_q15 (arm_lms_norm_instance_q15 *S, q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize)
 Processing function for Q15 normalized LMS filter. More...
 
void arm_lms_norm_q31 (arm_lms_norm_instance_q31 *S, q31_t *pSrc, q31_t *pRef, q31_t *pOut, q31_t *pErr, uint32_t blockSize)
 Processing function for Q31 normalized LMS filter. More...
 
+

Description

+

This set of functions implements a commonly used adaptive filter. It is related to the Least Mean Square (LMS) adaptive filter and includes an additional normalization factor which increases the adaptation rate of the filter. The CMSIS DSP Library contains normalized LMS filter functions that operate on Q15, Q31, and floating-point data types.

+

A normalized least mean square (NLMS) filter consists of two components as shown below. The first component is a standard transversal or FIR filter. The second component is a coefficient update mechanism. The NLMS filter has two input signals. The "input" feeds the FIR filter while the "reference input" corresponds to the desired output of the FIR filter. That is, the FIR filter coefficients are updated so that the output of the FIR filter matches the reference input. The filter coefficient update mechanism is based on the difference between the FIR filter output and the reference input. This "error signal" tends towards zero as the filter adapts. The NLMS processing functions accept the input and reference input signals and generate the filter output and error signal.

+
+LMS.gif +
+Internal structure of the NLMS adaptive filter
+

The functions operate on blocks of data and each call to the function processes blockSize samples through the filter. pSrc points to input signal, pRef points to reference signal, pOut points to output signal and pErr points to error signal. All arrays contain blockSize values.

+

The functions operate on a block-by-block basis. Internally, the filter coefficients b[n] are updated on a sample-by-sample basis. The convergence of the LMS filter is slower compared to the normalized LMS algorithm.

+
Algorithm:
The output signal y[n] is computed by a standard FIR filter: 
+     y[n] = b[0] * x[n] + b[1] * x[n-1] + b[2] * x[n-2] + ...+ b[numTaps-1] * x[n-numTaps+1]
+
+
The error signal equals the difference between the reference signal d[n] and the filter output: 
+     e[n] = d[n] - y[n].
+
+
After each sample of the error signal is computed the instanteous energy of the filter state variables is calculated: 
+    E = x[n]^2 + x[n-1]^2 + ... + x[n-numTaps+1]^2.
+
The filter coefficients b[k] are then updated on a sample-by-sample basis: 
+     b[k] = b[k] + e[n] * (mu/E) * x[n-k],  for k=0, 1, ..., numTaps-1
+
where mu is the step size and controls the rate of coefficient convergence.
+
In the APIs, pCoeffs points to a coefficient array of size numTaps. Coefficients are stored in time reversed order.
+
+    {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+
+
pState points to a state array of size numTaps + blockSize - 1. Samples in the state buffer are stored in the order:
+
+    {x[n-numTaps+1], x[n-numTaps], x[n-numTaps-1], x[n-numTaps-2]....x[0], x[1], ..., x[blockSize-1]}
+
+
Note that the length of the state buffer exceeds the length of the coefficient array by blockSize-1 samples. The increased state buffer length allows circular addressing, which is traditionally used in FIR filters, to be avoided and yields a significant speed improvement. The state variables are updated after each block of data is processed.
+
Instance Structure
The coefficients and state variables for a filter are stored together in an instance data structure. A separate instance structure must be defined for each filter and coefficient and state arrays cannot be shared among instances. There are separate instance structure declarations for each of the 3 supported data types.
+
Initialization Functions
There is also an associated initialization function for each data type. The initialization function performs the following operations:
    +
  • Sets the values of the internal structure fields.
    • +
  • Zeros out the values in the state buffer. To do this manually without calling the init function, assign the follow subfields of the instance structure: numTaps, pCoeffs, mu, energy, x0, pState. Also set all of the values in pState to zero. For Q7, Q15, and Q31 the following fields must also be initialized; recipTable, postShift
    • +
+
+
Instance structure cannot be placed into a const data section and it is recommended to use the initialization function.
+
Fixed-Point Behavior:
Care must be taken when using the Q15 and Q31 versions of the normalised LMS filter. The following issues must be considered:
    +
  • Scaling of coefficients
    • +
  • Overflow and saturation
    • +
+
+
Scaling of Coefficients:
Filter coefficients are represented as fractional values and coefficients are restricted to lie in the range [-1 +1). The fixed-point functions have an additional scaling parameter postShift. At the output of the filter's accumulator is a shift register which shifts the result by postShift bits. This essentially scales the filter coefficients by 2^postShift and allows the filter coefficients to exceed the range [+1 -1). The value of postShift is set by the user based on the expected gain through the system being modeled.
+
Overflow and Saturation:
Overflow and saturation behavior of the fixed-point Q15 and Q31 versions are described separately as part of the function specific documentation below.
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_lms_norm_f32 (arm_lms_norm_instance_f32 * S,
float32_t * pSrc,
float32_t * pRef,
float32_t * pOut,
float32_t * pErr,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + +
[in]*Spoints to an instance of the floating-point normalized LMS filter structure.
[in]*pSrcpoints to the block of input data.
[in]*pRefpoints to the block of reference data.
[out]*pOutpoints to the block of output data.
[out]*pErrpoints to the block of error data.
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+ +

References blockSize, arm_lms_norm_instance_f32::energy, arm_lms_norm_instance_f32::mu, arm_lms_norm_instance_f32::numTaps, arm_lms_norm_instance_f32::pCoeffs, arm_lms_norm_instance_f32::pState, and arm_lms_norm_instance_f32::x0.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_lms_norm_init_f32 (arm_lms_norm_instance_f32 * S,
uint16_t numTaps,
float32_t * pCoeffs,
float32_t * pState,
float32_t mu,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + +
[in]*Spoints to an instance of the floating-point LMS filter structure.
[in]numTapsnumber of filter coefficients.
[in]*pCoeffspoints to coefficient buffer.
[in]*pStatepoints to state buffer.
[in]mustep size that controls filter coefficient updates.
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+
Description:
pCoeffs points to the array of filter coefficients stored in time reversed order: 
+   {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+
The initial filter coefficients serve as a starting point for the adaptive filter. pState points to an array of length numTaps+blockSize-1 samples, where blockSize is the number of input samples processed by each call to arm_lms_norm_f32().
+ +

References arm_lms_norm_instance_f32::energy, arm_lms_norm_instance_f32::mu, arm_lms_norm_instance_f32::numTaps, arm_lms_norm_instance_f32::pCoeffs, arm_lms_norm_instance_f32::pState, and arm_lms_norm_instance_f32::x0.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_lms_norm_init_q15 (arm_lms_norm_instance_q15 * S,
uint16_t numTaps,
q15_t * pCoeffs,
q15_t * pState,
q15_t mu,
uint32_t blockSize,
uint8_t postShift 
)
+
+
Parameters
+ + + + + + + + +
[in]*Spoints to an instance of the Q15 normalized LMS filter structure.
[in]numTapsnumber of filter coefficients.
[in]*pCoeffspoints to coefficient buffer.
[in]*pStatepoints to state buffer.
[in]mustep size that controls filter coefficient updates.
[in]blockSizenumber of samples to process.
[in]postShiftbit shift applied to coefficients.
+
+
+
Returns
none.
+

Description:

+
pCoeffs points to the array of filter coefficients stored in time reversed order: 
+   {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+
The initial filter coefficients serve as a starting point for the adaptive filter. pState points to the array of state variables and size of array is numTaps+blockSize-1 samples, where blockSize is the number of input samples processed by each call to arm_lms_norm_q15().
+ +

References armRecipTableQ15, arm_lms_norm_instance_q15::energy, arm_lms_norm_instance_q15::mu, arm_lms_norm_instance_q15::numTaps, arm_lms_norm_instance_q15::pCoeffs, arm_lms_norm_instance_q15::postShift, arm_lms_norm_instance_q15::pState, arm_lms_norm_instance_q15::recipTable, and arm_lms_norm_instance_q15::x0.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_lms_norm_init_q31 (arm_lms_norm_instance_q31 * S,
uint16_t numTaps,
q31_t * pCoeffs,
q31_t * pState,
q31_t mu,
uint32_t blockSize,
uint8_t postShift 
)
+
+
Parameters
+ + + + + + + + +
[in]*Spoints to an instance of the Q31 normalized LMS filter structure.
[in]numTapsnumber of filter coefficients.
[in]*pCoeffspoints to coefficient buffer.
[in]*pStatepoints to state buffer.
[in]mustep size that controls filter coefficient updates.
[in]blockSizenumber of samples to process.
[in]postShiftbit shift applied to coefficients.
+
+
+
Returns
none.
+

Description:

+
pCoeffs points to the array of filter coefficients stored in time reversed order: 
+   {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+
The initial filter coefficients serve as a starting point for the adaptive filter. pState points to an array of length numTaps+blockSize-1 samples, where blockSize is the number of input samples processed by each call to arm_lms_norm_q31().
+ +

References armRecipTableQ31, arm_lms_norm_instance_q31::energy, arm_lms_norm_instance_q31::mu, arm_lms_norm_instance_q31::numTaps, arm_lms_norm_instance_q31::pCoeffs, arm_lms_norm_instance_q31::postShift, arm_lms_norm_instance_q31::pState, arm_lms_norm_instance_q31::recipTable, and arm_lms_norm_instance_q31::x0.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_lms_norm_q15 (arm_lms_norm_instance_q15 * S,
q15_t * pSrc,
q15_t * pRef,
q15_t * pOut,
q15_t * pErr,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + +
[in]*Spoints to an instance of the Q15 normalized LMS filter structure.
[in]*pSrcpoints to the block of input data.
[in]*pRefpoints to the block of reference data.
[out]*pOutpoints to the block of output data.
[out]*pErrpoints to the block of error data.
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 64-bit internal accumulator. Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.
+
In this filter, filter coefficients are updated for each sample and the updation of filter cofficients are saturted.
+ +

References __SIMD32, __SMLALD(), arm_recip_q15(), blockSize, DELTA_Q15, arm_lms_norm_instance_q15::energy, arm_lms_norm_instance_q15::mu, arm_lms_norm_instance_q15::numTaps, arm_lms_norm_instance_q15::pCoeffs, arm_lms_norm_instance_q15::postShift, arm_lms_norm_instance_q15::pState, arm_lms_norm_instance_q15::recipTable, and arm_lms_norm_instance_q15::x0.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_lms_norm_q31 (arm_lms_norm_instance_q31 * S,
q31_t * pSrc,
q31_t * pRef,
q31_t * pOut,
q31_t * pErr,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + + +
[in]*Spoints to an instance of the Q31 normalized LMS filter structure.
[in]*pSrcpoints to the block of input data.
[in]*pRefpoints to the block of reference data.
[out]*pOutpoints to the block of output data.
[out]*pErrpoints to the block of error data.
[in]blockSizenumber of samples to process.
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits. The reference signal should not be scaled down. After all multiply-accumulates are performed, the 2.62 accumulator is shifted and saturated to 1.31 format to yield the final result. The output signal and error signal are in 1.31 format.
+
In this filter, filter coefficients are updated for each sample and the updation of filter cofficients are saturted.
+ +

References arm_recip_q31(), blockSize, clip_q63_to_q31(), DELTA_Q31, arm_lms_norm_instance_q31::energy, arm_lms_norm_instance_q31::mu, arm_lms_norm_instance_q31::numTaps, arm_lms_norm_instance_q31::pCoeffs, arm_lms_norm_instance_q31::postShift, arm_lms_norm_instance_q31::pState, arm_lms_norm_instance_q31::recipTable, and arm_lms_norm_instance_q31::x0.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__LMS__NORM.js b/docs/DSP/html/group__LMS__NORM.js new file mode 100644 index 0000000..e308e6f --- /dev/null +++ b/docs/DSP/html/group__LMS__NORM.js @@ -0,0 +1,9 @@ +var group__LMS__NORM = +[ + [ "arm_lms_norm_f32", "group__LMS__NORM.html#ga2418c929087c6eba719758eaae3f3300", null ], + [ "arm_lms_norm_init_f32", "group__LMS__NORM.html#gac7ccbaea863882056eee815456464670", null ], + [ "arm_lms_norm_init_q15", "group__LMS__NORM.html#ga213ab1ee2e154cc2fa30d667b1994b89", null ], + [ "arm_lms_norm_init_q31", "group__LMS__NORM.html#ga1d9659dbbea4c89a7a9d14d5fc0dd490", null ], + [ "arm_lms_norm_q15", "group__LMS__NORM.html#gad47486a399dedb0bc85a5990ec5cf981", null ], + [ "arm_lms_norm_q31", "group__LMS__NORM.html#ga7128775e99817c183a7d7ad34e8b6e05", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__LinearInterpExample.html b/docs/DSP/html/group__LinearInterpExample.html new file mode 100644 index 0000000..428d06f --- /dev/null +++ b/docs/DSP/html/group__LinearInterpExample.html @@ -0,0 +1,158 @@ + + + + + +Linear Interpolate Example +CMSIS-DSP: Linear Interpolate Example + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
Linear Interpolate Example
Examples
+
+
+

CMSIS DSP Software Library – Linear Interpolate Example

+

Description This example demonstrates usage of linear interpolate modules and fast math modules. Method 1 uses fast math sine function to calculate sine values using cubic interpolation and method 2 uses linear interpolation function and results are compared to reference output. Example shows linear interpolation function can be used to get higher precision compared to fast math sin calculation.

+
Block Diagram:
+
+linearInterpExampleMethod1.gif +
+Method 1: Sine caluclation using fast math
+
+
+linearInterpExampleMethod2.gif +
+Method 2: Sine caluclation using interpolation function
+
+
Variables Description:
+
    +
  • testInputSin_f32 points to the input values for sine calculation
    • +
  • testRefSinOutput32_f32 points to the reference values caculated from sin() matlab function
    • +
  • testOutput points to output buffer calculation from cubic interpolation
    • +
  • testLinIntOutput points to output buffer calculation from linear interpolation
    • +
  • snr1 Signal to noise ratio for reference and cubic interpolation output
    • +
  • snr2 Signal to noise ratio for reference and linear interpolation output
    • +
+
+
CMSIS DSP Software Library Functions Used:
+
+
+

Refer arm_linear_interp_example_f32.c

+
+
+ + + + diff --git a/docs/DSP/html/group__LinearInterpolate.html b/docs/DSP/html/group__LinearInterpolate.html new file mode 100644 index 0000000..f92df44 --- /dev/null +++ b/docs/DSP/html/group__LinearInterpolate.html @@ -0,0 +1,328 @@ + + + + + +Linear Interpolation +CMSIS-DSP: Linear Interpolation + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Linear Interpolation
Interpolation Functions
+
+
+ + + + + + + + + + + + + + +

+Functions

CMSIS_INLINE __STATIC_INLINE
+float32_t 		arm_linear_interp_f32 (arm_linear_interp_instance_f32 *S, float32_t x)
 Process function for the floating-point Linear Interpolation Function. More...
 
CMSIS_INLINE __STATIC_INLINE q31_t arm_linear_interp_q31 (q31_t *pYData, q31_t x, uint32_t nValues)
 Process function for the Q31 Linear Interpolation Function. More...
 
CMSIS_INLINE __STATIC_INLINE q15_t arm_linear_interp_q15 (q15_t *pYData, q31_t x, uint32_t nValues)
 Process function for the Q15 Linear Interpolation Function. More...
 
CMSIS_INLINE __STATIC_INLINE q7_t arm_linear_interp_q7 (q7_t *pYData, q31_t x, uint32_t nValues)
 Process function for the Q7 Linear Interpolation Function. More...
 
+

Description

+

Linear interpolation is a method of curve fitting using linear polynomials. Linear interpolation works by effectively drawing a straight line between two neighboring samples and returning the appropriate point along that line

+
+LinearInterp.gif +
+Linear interpolation
+
+
A Linear Interpolate function calculates an output value(y), for the input(x) using linear interpolation of the input values x0, x1( nearest input values) and the output values y0 and y1(nearest output values)
+
Algorithm:
+      y = y0 + (x - x0) * ((y1 - y0)/(x1-x0))
+      where x0, x1 are nearest values of input x
+            y0, y1 are nearest values to output y
+
+
This set of functions implements Linear interpolation process for Q7, Q15, Q31, and floating-point data types. The functions operate on a single sample of data and each call to the function returns a single processed value. S points to an instance of the Linear Interpolate function data structure. x is the input sample value. The functions returns the output value.
+
if x is outside of the table boundary, Linear interpolation returns first value of the table if x is below input range and returns last value of table if x is above range.
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE float32_t arm_linear_interp_f32 (arm_linear_interp_instance_f32 * S,
float32_t x 
)
+
+
Parameters
+ + + +
[in,out]Sis an instance of the floating-point Linear Interpolation structure
[in]xinput sample to process
+
+
+
Returns
y processed output sample.
+
Examples:
arm_linear_interp_example_f32.c.
+
+

References arm_linear_interp_instance_f32::nValues, arm_linear_interp_instance_f32::pYData, arm_linear_interp_instance_f32::x1, and arm_linear_interp_instance_f32::xSpacing.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE q15_t arm_linear_interp_q15 (q15_t * pYData,
q31_t x,
uint32_t nValues 
)
+
+
Parameters
+ + + + +
[in]pYDatapointer to Q15 Linear Interpolation table
[in]xinput sample to process
[in]nValuesnumber of table values
+
+
+
Returns
y processed output sample.
+
Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. This function can support maximum of table size 2^12.
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE q31_t arm_linear_interp_q31 (q31_t * pYData,
q31_t x,
uint32_t nValues 
)
+
+
Parameters
+ + + + +
[in]pYDatapointer to Q31 Linear Interpolation table
[in]xinput sample to process
[in]nValuesnumber of table values
+
+
+
Returns
y processed output sample.
+
Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. This function can support maximum of table size 2^12.
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE q7_t arm_linear_interp_q7 (q7_t * pYData,
q31_t x,
uint32_t nValues 
)
+
+
Parameters
+ + + + +
[in]pYDatapointer to Q7 Linear Interpolation table
[in]xinput sample to process
[in]nValuesnumber of table values
+
+
+
Returns
y processed output sample.
+
Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. This function can support maximum of table size 2^12.
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__LinearInterpolate.js b/docs/DSP/html/group__LinearInterpolate.js new file mode 100644 index 0000000..af9d916 --- /dev/null +++ b/docs/DSP/html/group__LinearInterpolate.js @@ -0,0 +1,7 @@ +var group__LinearInterpolate = +[ + [ "arm_linear_interp_f32", "group__LinearInterpolate.html#ga790bbc697724ee432f840cfebbbae1f4", null ], + [ "arm_linear_interp_q15", "group__LinearInterpolate.html#ga7e5d633c26edd82e009517cd2347fb00", null ], + [ "arm_linear_interp_q31", "group__LinearInterpolate.html#gaad59cea673ab358888075b040bacc71f", null ], + [ "arm_linear_interp_q7", "group__LinearInterpolate.html#gaab750789ec9230e65c3bf544029d246f", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__MatrixAdd.html b/docs/DSP/html/group__MatrixAdd.html new file mode 100644 index 0000000..9a4d109 --- /dev/null +++ b/docs/DSP/html/group__MatrixAdd.html @@ -0,0 +1,284 @@ + + + + + +Matrix Addition +CMSIS-DSP: Matrix Addition + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Matrix Addition
Matrix Functions
+
+
+ + + + + + + + + + + +

+Functions

arm_status arm_mat_add_f32 (const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst)
 Floating-point matrix addition. More...
 
arm_status arm_mat_add_q15 (const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst)
 Q15 matrix addition. More...
 
arm_status arm_mat_add_q31 (const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst)
 Q31 matrix addition. More...
 
+

Description

+

Adds two matrices.

+
+MatrixAddition.gif +
+Addition of two 3 x 3 matrices
+

The functions check to make sure that pSrcA, pSrcB, and pDst have the same number of rows and columns.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_mat_add_f32 (const arm_matrix_instance_f32 * pSrcA,
const arm_matrix_instance_f32 * pSrcB,
arm_matrix_instance_f32 * pDst 
)
+
+
Parameters
+ + + + +
[in]*pSrcApoints to the first input matrix structure
[in]*pSrcBpoints to the second input matrix structure
[out]*pDstpoints to output matrix structure
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+ +

References ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_f32::numCols, arm_matrix_instance_f32::numRows, arm_matrix_instance_f32::pData, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_mat_add_q15 (const arm_matrix_instance_q15 * pSrcA,
const arm_matrix_instance_q15 * pSrcB,
arm_matrix_instance_q15 * pDst 
)
+
+
Parameters
+ + + + +
[in]*pSrcApoints to the first input matrix structure
[in]*pSrcBpoints to the second input matrix structure
[out]*pDstpoints to output matrix structure
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] will be saturated.
+ +

References __QADD16(), __SIMD32, ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_q15::numCols, arm_matrix_instance_q15::numRows, arm_matrix_instance_q15::pData, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_mat_add_q31 (const arm_matrix_instance_q31 * pSrcA,
const arm_matrix_instance_q31 * pSrcB,
arm_matrix_instance_q31 * pDst 
)
+
+
Parameters
+ + + + +
[in]*pSrcApoints to the first input matrix structure
[in]*pSrcBpoints to the second input matrix structure
[out]*pDstpoints to output matrix structure
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] will be saturated.
+ +

References __QADD(), ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_q31::numCols, arm_matrix_instance_q31::numRows, arm_matrix_instance_q31::pData, and status.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__MatrixAdd.js b/docs/DSP/html/group__MatrixAdd.js new file mode 100644 index 0000000..cf6a5b5 --- /dev/null +++ b/docs/DSP/html/group__MatrixAdd.js @@ -0,0 +1,6 @@ +var group__MatrixAdd = +[ + [ "arm_mat_add_f32", "group__MatrixAdd.html#ga04bbf64a5f9c9e57dd1efb26a768aba1", null ], + [ "arm_mat_add_q15", "group__MatrixAdd.html#ga147e90b7c12a162735ab8824127a33ee", null ], + [ "arm_mat_add_q31", "group__MatrixAdd.html#ga7d9d7d81a0832a17b831aad1e4a5dc16", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__MatrixExample.html b/docs/DSP/html/group__MatrixExample.html new file mode 100644 index 0000000..27a3344 --- /dev/null +++ b/docs/DSP/html/group__MatrixExample.html @@ -0,0 +1,156 @@ + + + + + +Matrix Example +CMSIS-DSP: Matrix Example + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
Matrix Example
Examples
+
+
+
Description:
+
Demonstrates the use of Matrix Transpose, Matrix Muliplication, and Matrix Inverse functions to apply least squares fitting to input data. Least squares fitting is the procedure for finding the best-fitting curve that minimizes the sum of the squares of the offsets (least square error) from a given set of data.
+
Algorithm:
+
The linear combination of parameters considered is as follows:
+
A * X = B, where X is the unknown value and can be estimated from A & B.
+
The least squares estimate X is given by the following equation:
+
X = Inverse(AT * A) * AT * B
+
Block Diagram:
+
+matrixExample.gif +
+
+
Variables Description:
+
    +
  • A_f32 input matrix in the linear combination equation
    • +
  • B_f32 output matrix in the linear combination equation
    • +
  • X_f32 unknown matrix estimated using A_f32 & B_f32 matrices
    • +
+
+
CMSIS DSP Software Library Functions Used:
+
+
+

Refer arm_matrix_example_f32.c

+
+
+ + + + diff --git a/docs/DSP/html/group__MatrixInit.html b/docs/DSP/html/group__MatrixInit.html new file mode 100644 index 0000000..38eac9f --- /dev/null +++ b/docs/DSP/html/group__MatrixInit.html @@ -0,0 +1,298 @@ + + + + + +Matrix Initialization +CMSIS-DSP: Matrix Initialization + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Matrix Initialization
Matrix Functions
+
+
+ + + + + + + + + + + +

+Functions

void arm_mat_init_f32 (arm_matrix_instance_f32 *S, uint16_t nRows, uint16_t nColumns, float32_t *pData)
 Floating-point matrix initialization. More...
 
void arm_mat_init_q15 (arm_matrix_instance_q15 *S, uint16_t nRows, uint16_t nColumns, q15_t *pData)
 Q15 matrix initialization. More...
 
void arm_mat_init_q31 (arm_matrix_instance_q31 *S, uint16_t nRows, uint16_t nColumns, q31_t *pData)
 Q31 matrix initialization. More...
 
+

Description

+

Initializes the underlying matrix data structure. The functions set the numRows, numCols, and pData fields of the matrix data structure.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_mat_init_f32 (arm_matrix_instance_f32 * S,
uint16_t nRows,
uint16_t nColumns,
float32_t * pData 
)
+
+
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the floating-point matrix structure.
[in]nRowsnumber of rows in the matrix.
[in]nColumnsnumber of columns in the matrix.
[in]*pDatapoints to the matrix data array.
+
+
+
Returns
none
+ +

References arm_matrix_instance_f32::numCols, arm_matrix_instance_f32::numRows, and arm_matrix_instance_f32::pData.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_mat_init_q15 (arm_matrix_instance_q15 * S,
uint16_t nRows,
uint16_t nColumns,
q15_t * pData 
)
+
+
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the floating-point matrix structure.
[in]nRowsnumber of rows in the matrix.
[in]nColumnsnumber of columns in the matrix.
[in]*pDatapoints to the matrix data array.
+
+
+
Returns
none
+ +

References arm_matrix_instance_q15::numCols, arm_matrix_instance_q15::numRows, and arm_matrix_instance_q15::pData.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_mat_init_q31 (arm_matrix_instance_q31 * S,
uint16_t nRows,
uint16_t nColumns,
q31_t * pData 
)
+
+
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the floating-point matrix structure.
[in]nRowsnumber of rows in the matrix.
[in]nColumnsnumber of columns in the matrix.
[in]*pDatapoints to the matrix data array.
+
+
+
Returns
none
+ +

References arm_matrix_instance_q31::numCols, arm_matrix_instance_q31::numRows, and arm_matrix_instance_q31::pData.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__MatrixInit.js b/docs/DSP/html/group__MatrixInit.js new file mode 100644 index 0000000..6f48b1a --- /dev/null +++ b/docs/DSP/html/group__MatrixInit.js @@ -0,0 +1,6 @@ +var group__MatrixInit = +[ + [ "arm_mat_init_f32", "group__MatrixInit.html#ga11e3dc41592a6401c13182fef9416a27", null ], + [ "arm_mat_init_q15", "group__MatrixInit.html#ga31a7c2b991803d49719393eb2d53dc26", null ], + [ "arm_mat_init_q31", "group__MatrixInit.html#ga48a5e5d37e1f062cc57fcfaf683343cc", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__MatrixInv.html b/docs/DSP/html/group__MatrixInv.html new file mode 100644 index 0000000..c7c86c5 --- /dev/null +++ b/docs/DSP/html/group__MatrixInv.html @@ -0,0 +1,224 @@ + + + + + +Matrix Inverse +CMSIS-DSP: Matrix Inverse + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Matrix Inverse
Matrix Functions
+
+
+ + + + + + + + +

+Functions

arm_status arm_mat_inverse_f32 (const arm_matrix_instance_f32 *pSrc, arm_matrix_instance_f32 *pDst)
 Floating-point matrix inverse. More...
 
arm_status arm_mat_inverse_f64 (const arm_matrix_instance_f64 *pSrc, arm_matrix_instance_f64 *pDst)
 Floating-point matrix inverse. More...
 
+

Description

+

Computes the inverse of a matrix.

+

The inverse is defined only if the input matrix is square and non-singular (the determinant is non-zero). The function checks that the input and output matrices are square and of the same size.

+

Matrix inversion is numerically sensitive and the CMSIS DSP library only supports matrix inversion of floating-point matrices.

+
Algorithm
The Gauss-Jordan method is used to find the inverse. The algorithm performs a sequence of elementary row-operations until it reduces the input matrix to an identity matrix. Applying the same sequence of elementary row-operations to an identity matrix yields the inverse matrix. If the input matrix is singular, then the algorithm terminates and returns error status ARM_MATH_SINGULAR.
+MatrixInverse.gif +
+Matrix Inverse of a 3 x 3 matrix using Gauss-Jordan Method
+
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + +
arm_status arm_mat_inverse_f32 (const arm_matrix_instance_f32 * pSrc,
arm_matrix_instance_f32 * pDst 
)
+
+
Parameters
+ + + +
[in]*pSrcpoints to input matrix structure
[out]*pDstpoints to output matrix structure
+
+
+
Returns
The function returns ARM_MATH_SIZE_MISMATCH if the input matrix is not square or if the size of the output matrix does not match the size of the input matrix. If the input matrix is found to be singular (non-invertible), then the function returns ARM_MATH_SINGULAR. Otherwise, the function returns ARM_MATH_SUCCESS.
+ +

References ARM_MATH_SINGULAR, ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_f32::numCols, arm_matrix_instance_f32::numRows, arm_matrix_instance_f32::pData, and status.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
arm_status arm_mat_inverse_f64 (const arm_matrix_instance_f64 * pSrc,
arm_matrix_instance_f64 * pDst 
)
+
+
Parameters
+ + + +
[in]*pSrcpoints to input matrix structure
[out]*pDstpoints to output matrix structure
+
+
+
Returns
The function returns ARM_MATH_SIZE_MISMATCH if the input matrix is not square or if the size of the output matrix does not match the size of the input matrix. If the input matrix is found to be singular (non-invertible), then the function returns ARM_MATH_SINGULAR. Otherwise, the function returns ARM_MATH_SUCCESS.
+ +

References ARM_MATH_SINGULAR, ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_f64::numCols, arm_matrix_instance_f64::numRows, arm_matrix_instance_f64::pData, and status.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__MatrixInv.js b/docs/DSP/html/group__MatrixInv.js new file mode 100644 index 0000000..2dcd4df --- /dev/null +++ b/docs/DSP/html/group__MatrixInv.js @@ -0,0 +1,5 @@ +var group__MatrixInv = +[ + [ "arm_mat_inverse_f32", "group__MatrixInv.html#ga542be7aabbf7a2297a4b62cf212910e3", null ], + [ "arm_mat_inverse_f64", "group__MatrixInv.html#gaede2367c02df083cc915ddd5d8fae838", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__MatrixMult.html b/docs/DSP/html/group__MatrixMult.html new file mode 100644 index 0000000..49e3695 --- /dev/null +++ b/docs/DSP/html/group__MatrixMult.html @@ -0,0 +1,402 @@ + + + + + +Matrix Multiplication +CMSIS-DSP: Matrix Multiplication + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Matrix Multiplication
Matrix Functions
+
+
+ + + + + + + + + + + + + + + + + +

+Functions

arm_status arm_mat_mult_f32 (const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst)
 Floating-point matrix multiplication. More...
 
arm_status arm_mat_mult_fast_q15 (const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pState)
 Q15 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4. More...
 
arm_status arm_mat_mult_fast_q31 (const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst)
 Q31 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4. More...
 
arm_status arm_mat_mult_q15 (const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pState)
 Q15 matrix multiplication. More...
 
arm_status arm_mat_mult_q31 (const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst)
 Q31 matrix multiplication. More...
 
+

Description

+

Multiplies two matrices.

+
+MatrixMultiplication.gif +
+Multiplication of two 3 x 3 matrices
+

Matrix multiplication is only defined if the number of columns of the first matrix equals the number of rows of the second matrix. Multiplying an M x N matrix with an N x P matrix results in an M x P matrix. When matrix size checking is enabled, the functions check: (1) that the inner dimensions of pSrcA and pSrcB are equal; and (2) that the size of the output matrix equals the outer dimensions of pSrcA and pSrcB.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_mat_mult_f32 (const arm_matrix_instance_f32 * pSrcA,
const arm_matrix_instance_f32 * pSrcB,
arm_matrix_instance_f32 * pDst 
)
+
+
Parameters
+ + + + +
[in]*pSrcApoints to the first input matrix structure
[in]*pSrcBpoints to the second input matrix structure
[out]*pDstpoints to output matrix structure
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+ +

References ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_f32::numCols, arm_matrix_instance_f32::numRows, arm_matrix_instance_f32::pData, and status.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_mat_mult_fast_q15 (const arm_matrix_instance_q15 * pSrcA,
const arm_matrix_instance_q15 * pSrcB,
arm_matrix_instance_q15 * pDst,
q15_t * pState 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input matrix structure
[in]*pSrcBpoints to the second input matrix structure
[out]*pDstpoints to output matrix structure
[in]*pStatepoints to the array for storing intermediate results
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+

Scaling and Overflow Behavior:

+
The difference between the function arm_mat_mult_q15() and this fast variant is that the fast variant use a 32-bit rather than a 64-bit accumulator. The result of each 1.15 x 1.15 multiplication is truncated to 2.30 format. These intermediate results are accumulated in a 32-bit register in 2.30 format. Finally, the accumulator is saturated and converted to a 1.15 result.
+
The fast version has the same overflow behavior as the standard version but provides less precision since it discards the low 16 bits of each multiplication result. In order to avoid overflows completely the input signals must be scaled down. Scale down one of the input matrices by log2(numColsA) bits to avoid overflows, as a total of numColsA additions are computed internally for each output element.
+
See arm_mat_mult_q15() for a slower implementation of this function which uses 64-bit accumulation to provide higher precision.
+ +

References __SIMD32, __SMLAD(), ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_q15::numCols, arm_matrix_instance_q15::numRows, arm_matrix_instance_q15::pData, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_mat_mult_fast_q31 (const arm_matrix_instance_q31 * pSrcA,
const arm_matrix_instance_q31 * pSrcB,
arm_matrix_instance_q31 * pDst 
)
+
+
Parameters
+ + + + +
[in]*pSrcApoints to the first input matrix structure
[in]*pSrcBpoints to the second input matrix structure
[out]*pDstpoints to output matrix structure
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+

Scaling and Overflow Behavior:

+
The difference between the function arm_mat_mult_q31() and this fast variant is that the fast variant use a 32-bit rather than a 64-bit accumulator. The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format. These intermediate results are accumulated in a 32-bit register in 2.30 format. Finally, the accumulator is saturated and converted to a 1.31 result.
+
The fast version has the same overflow behavior as the standard version but provides less precision since it discards the low 32 bits of each multiplication result. In order to avoid overflows completely the input signals must be scaled down. Scale down one of the input matrices by log2(numColsA) bits to avoid overflows, as a total of numColsA additions are computed internally for each output element.
+
See arm_mat_mult_q31() for a slower implementation of this function which uses 64-bit accumulation to provide higher precision.
+ +

References __SMMLA(), ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_q31::numCols, arm_matrix_instance_q31::numRows, arm_matrix_instance_q31::pData, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_mat_mult_q15 (const arm_matrix_instance_q15 * pSrcA,
const arm_matrix_instance_q15 * pSrcB,
arm_matrix_instance_q15 * pDst,
q15_t * pState 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input matrix structure
[in]*pSrcBpoints to the second input matrix structure
[out]*pDstpoints to output matrix structure
[in]*pStatepoints to the array for storing intermediate results (Unused)
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 64-bit internal accumulator. The inputs to the multiplications are in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. This approach provides 33 guard bits and there is no risk of overflow. The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.
+
Refer to arm_mat_mult_fast_q15() for a faster but less precise version of this function for Cortex-M3 and Cortex-M4.
+ +

References __SIMD32, __SMLALD(), ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_q15::numCols, arm_matrix_instance_q15::numRows, arm_matrix_instance_q15::pData, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_mat_mult_q31 (const arm_matrix_instance_q31 * pSrcA,
const arm_matrix_instance_q31 * pSrcB,
arm_matrix_instance_q31 * pDst 
)
+
+
Parameters
+ + + + +
[in]*pSrcApoints to the first input matrix structure
[in]*pSrcBpoints to the second input matrix structure
[out]*pDstpoints to output matrix structure
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. There is no saturation on intermediate additions. Thus, if the accumulator overflows it wraps around and distorts the result. The input signals should be scaled down to avoid intermediate overflows. The input is thus scaled down by log2(numColsA) bits to avoid overflows, as a total of numColsA additions are performed internally. The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.
+
See arm_mat_mult_fast_q31() for a faster but less precise implementation of this function for Cortex-M3 and Cortex-M4.
+ +

References ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, clip_q63_to_q31(), arm_matrix_instance_q31::numCols, arm_matrix_instance_q31::numRows, arm_matrix_instance_q31::pData, and status.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__MatrixMult.js b/docs/DSP/html/group__MatrixMult.js new file mode 100644 index 0000000..9cb472a --- /dev/null +++ b/docs/DSP/html/group__MatrixMult.js @@ -0,0 +1,8 @@ +var group__MatrixMult = +[ + [ "arm_mat_mult_f32", "group__MatrixMult.html#ga917bf0270310c1d3f0eda1fc7c0026a0", null ], + [ "arm_mat_mult_fast_q15", "group__MatrixMult.html#ga08f37d93a5bfef0c5000dc5e0a411f93", null ], + [ "arm_mat_mult_fast_q31", "group__MatrixMult.html#ga2785e8c1b785348b0c439b56aaf585a3", null ], + [ "arm_mat_mult_q15", "group__MatrixMult.html#ga7521d59196189bb6dde26e8cdfb66e21", null ], + [ "arm_mat_mult_q31", "group__MatrixMult.html#ga2ec612a8c2c4916477fb9bc1ab548a6e", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__MatrixScale.html b/docs/DSP/html/group__MatrixScale.html new file mode 100644 index 0000000..38b929c --- /dev/null +++ b/docs/DSP/html/group__MatrixScale.html @@ -0,0 +1,301 @@ + + + + + +Matrix Scale +CMSIS-DSP: Matrix Scale + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Matrix Scale
Matrix Functions
+
+
+ + + + + + + + + + + +

+Functions

arm_status arm_mat_scale_f32 (const arm_matrix_instance_f32 *pSrc, float32_t scale, arm_matrix_instance_f32 *pDst)
 Floating-point matrix scaling. More...
 
arm_status arm_mat_scale_q15 (const arm_matrix_instance_q15 *pSrc, q15_t scaleFract, int32_t shift, arm_matrix_instance_q15 *pDst)
 Q15 matrix scaling. More...
 
arm_status arm_mat_scale_q31 (const arm_matrix_instance_q31 *pSrc, q31_t scaleFract, int32_t shift, arm_matrix_instance_q31 *pDst)
 Q31 matrix scaling. More...
 
+

Description

+

Multiplies a matrix by a scalar. This is accomplished by multiplying each element in the matrix by the scalar. For example:

+
+MatrixScale.gif +
+Matrix Scaling of a 3 x 3 matrix
+

The function checks to make sure that the input and output matrices are of the same size.

+

In the fixed-point Q15 and Q31 functions, scale is represented by a fractional multiplication scaleFract and an arithmetic shift shift. The shift allows the gain of the scaling operation to exceed 1.0. The overall scale factor applied to the fixed-point data is

+
+    scale = scaleFract * 2^shift.
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_mat_scale_f32 (const arm_matrix_instance_f32 * pSrc,
float32_t scale,
arm_matrix_instance_f32 * pDst 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to input matrix structure
[in]scalescale factor to be applied
[out]*pDstpoints to output matrix structure
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+ +

References ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_f32::numCols, arm_matrix_instance_f32::numRows, arm_matrix_instance_f32::pData, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_mat_scale_q15 (const arm_matrix_instance_q15 * pSrc,
q15_t scaleFract,
int32_t shift,
arm_matrix_instance_q15 * pDst 
)
+
+
Parameters
+ + + + + +
[in]*pSrcpoints to input matrix
[in]scaleFractfractional portion of the scale factor
[in]shiftnumber of bits to shift the result by
[out]*pDstpoints to output matrix structure
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+

Scaling and Overflow Behavior:

+
The input data *pSrc and scaleFract are in 1.15 format. These are multiplied to yield a 2.30 intermediate result and this is shifted with saturation to 1.15 format.
+ +

References __PKHBT, _SIMD32_OFFSET, ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_q15::numCols, arm_matrix_instance_q15::numRows, arm_matrix_instance_q15::pData, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_mat_scale_q31 (const arm_matrix_instance_q31 * pSrc,
q31_t scaleFract,
int32_t shift,
arm_matrix_instance_q31 * pDst 
)
+
+
Parameters
+ + + + + +
[in]*pSrcpoints to input matrix
[in]scaleFractfractional portion of the scale factor
[in]shiftnumber of bits to shift the result by
[out]*pDstpoints to output matrix structure
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+

Scaling and Overflow Behavior:

+
The input data *pSrc and scaleFract are in 1.31 format. These are multiplied to yield a 2.62 intermediate result and this is shifted with saturation to 1.31 format.
+ +

References ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_q31::numCols, arm_matrix_instance_q31::numRows, arm_matrix_instance_q31::pData, and status.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__MatrixScale.js b/docs/DSP/html/group__MatrixScale.js new file mode 100644 index 0000000..5413270 --- /dev/null +++ b/docs/DSP/html/group__MatrixScale.js @@ -0,0 +1,6 @@ +var group__MatrixScale = +[ + [ "arm_mat_scale_f32", "group__MatrixScale.html#ga9cb4e385b18c9a0b9cbc940c1067ca12", null ], + [ "arm_mat_scale_q15", "group__MatrixScale.html#ga7521769e2cf1c3d9c4656138cd2ae2ca", null ], + [ "arm_mat_scale_q31", "group__MatrixScale.html#ga609743821ee81fa8c34c4bcdc1ed9744", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__MatrixSub.html b/docs/DSP/html/group__MatrixSub.html new file mode 100644 index 0000000..f3559ea --- /dev/null +++ b/docs/DSP/html/group__MatrixSub.html @@ -0,0 +1,284 @@ + + + + + +Matrix Subtraction +CMSIS-DSP: Matrix Subtraction + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Matrix Subtraction
Matrix Functions
+
+
+ + + + + + + + + + + +

+Functions

arm_status arm_mat_sub_f32 (const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst)
 Floating-point matrix subtraction. More...
 
arm_status arm_mat_sub_q15 (const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst)
 Q15 matrix subtraction. More...
 
arm_status arm_mat_sub_q31 (const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst)
 Q31 matrix subtraction. More...
 
+

Description

+

Subtract two matrices.

+
+MatrixSubtraction.gif +
+Subraction of two 3 x 3 matrices
+

The functions check to make sure that pSrcA, pSrcB, and pDst have the same number of rows and columns.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_mat_sub_f32 (const arm_matrix_instance_f32 * pSrcA,
const arm_matrix_instance_f32 * pSrcB,
arm_matrix_instance_f32 * pDst 
)
+
+
Parameters
+ + + + +
[in]*pSrcApoints to the first input matrix structure
[in]*pSrcBpoints to the second input matrix structure
[out]*pDstpoints to output matrix structure
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+ +

References ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_f32::numCols, arm_matrix_instance_f32::numRows, arm_matrix_instance_f32::pData, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_mat_sub_q15 (const arm_matrix_instance_q15 * pSrcA,
const arm_matrix_instance_q15 * pSrcB,
arm_matrix_instance_q15 * pDst 
)
+
+
Parameters
+ + + + +
[in]*pSrcApoints to the first input matrix structure
[in]*pSrcBpoints to the second input matrix structure
[out]*pDstpoints to output matrix structure
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] will be saturated.
+ +

References __QSUB16(), __SIMD32, ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_q15::numCols, arm_matrix_instance_q15::numRows, arm_matrix_instance_q15::pData, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_mat_sub_q31 (const arm_matrix_instance_q31 * pSrcA,
const arm_matrix_instance_q31 * pSrcB,
arm_matrix_instance_q31 * pDst 
)
+
+
Parameters
+ + + + +
[in]*pSrcApoints to the first input matrix structure
[in]*pSrcBpoints to the second input matrix structure
[out]*pDstpoints to output matrix structure
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] will be saturated.
+ +

References __QSUB(), ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_q31::numCols, arm_matrix_instance_q31::numRows, arm_matrix_instance_q31::pData, and status.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__MatrixSub.js b/docs/DSP/html/group__MatrixSub.js new file mode 100644 index 0000000..7b97afd --- /dev/null +++ b/docs/DSP/html/group__MatrixSub.js @@ -0,0 +1,6 @@ +var group__MatrixSub = +[ + [ "arm_mat_sub_f32", "group__MatrixSub.html#gac8b72fb70246ccfee3b372002345732c", null ], + [ "arm_mat_sub_q15", "group__MatrixSub.html#gaf647776a425b7f9dd0aca3e11d81f02f", null ], + [ "arm_mat_sub_q31", "group__MatrixSub.html#ga39f42e0e3b7f115fbb909d6ff4e1329d", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__MatrixTrans.html b/docs/DSP/html/group__MatrixTrans.html new file mode 100644 index 0000000..645d504 --- /dev/null +++ b/docs/DSP/html/group__MatrixTrans.html @@ -0,0 +1,260 @@ + + + + + +Matrix Transpose +CMSIS-DSP: Matrix Transpose + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Matrix Transpose
Matrix Functions
+
+
+ + + + + + + + + + + +

+Functions

arm_status arm_mat_trans_f32 (const arm_matrix_instance_f32 *pSrc, arm_matrix_instance_f32 *pDst)
 Floating-point matrix transpose. More...
 
arm_status arm_mat_trans_q15 (const arm_matrix_instance_q15 *pSrc, arm_matrix_instance_q15 *pDst)
 Q15 matrix transpose. More...
 
arm_status arm_mat_trans_q31 (const arm_matrix_instance_q31 *pSrc, arm_matrix_instance_q31 *pDst)
 Q31 matrix transpose. More...
 
+

Description

+

Tranposes a matrix. Transposing an M x N matrix flips it around the center diagonal and results in an N x M matrix.

+
+MatrixTranspose.gif +
+Transpose of a 3 x 3 matrix
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + +
arm_status arm_mat_trans_f32 (const arm_matrix_instance_f32 * pSrc,
arm_matrix_instance_f32 * pDst 
)
+
+
Parameters
+ + + +
[in]*pSrcpoints to the input matrix
[out]*pDstpoints to the output matrix
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+ +

References ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_f32::numCols, arm_matrix_instance_f32::numRows, arm_matrix_instance_f32::pData, and status.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
arm_status arm_mat_trans_q15 (const arm_matrix_instance_q15 * pSrc,
arm_matrix_instance_q15 * pDst 
)
+
+
Parameters
+ + + +
[in]pSrcpoints to the input matrix
[out]pDstpoints to the output matrix
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+ +

References __SIMD32, ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_q15::numCols, arm_matrix_instance_q15::numRows, arm_matrix_instance_q15::pData, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
arm_status arm_mat_trans_q31 (const arm_matrix_instance_q31 * pSrc,
arm_matrix_instance_q31 * pDst 
)
+
+
Parameters
+ + + +
[in]pSrcpoints to the input matrix
[out]pDstpoints to the output matrix
+
+
+
Returns
The function returns either ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking.
+ +

References ARM_MATH_SIZE_MISMATCH, ARM_MATH_SUCCESS, arm_matrix_instance_q31::numCols, arm_matrix_instance_q31::numRows, arm_matrix_instance_q31::pData, and status.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__MatrixTrans.js b/docs/DSP/html/group__MatrixTrans.js new file mode 100644 index 0000000..3f5932b --- /dev/null +++ b/docs/DSP/html/group__MatrixTrans.js @@ -0,0 +1,6 @@ +var group__MatrixTrans = +[ + [ "arm_mat_trans_f32", "group__MatrixTrans.html#gad7dd9f108429da13d3864696ceeec789", null ], + [ "arm_mat_trans_q15", "group__MatrixTrans.html#ga4f4f821cc695fd0ef9061d702e08050a", null ], + [ "arm_mat_trans_q31", "group__MatrixTrans.html#ga30a4d49489ac67ff98a46b9f58f73bf1", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__Max.html b/docs/DSP/html/group__Max.html new file mode 100644 index 0000000..2a15c32 --- /dev/null +++ b/docs/DSP/html/group__Max.html @@ -0,0 +1,343 @@ + + + + + +Maximum +CMSIS-DSP: Maximum + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Maximum
Statistics Functions
+
+
+ + + + + + + + + + + + + + +

+Functions

void arm_max_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult, uint32_t *pIndex)
 Maximum value of a floating-point vector. More...
 
void arm_max_q15 (q15_t *pSrc, uint32_t blockSize, q15_t *pResult, uint32_t *pIndex)
 Maximum value of a Q15 vector. More...
 
void arm_max_q31 (q31_t *pSrc, uint32_t blockSize, q31_t *pResult, uint32_t *pIndex)
 Maximum value of a Q31 vector. More...
 
void arm_max_q7 (q7_t *pSrc, uint32_t blockSize, q7_t *pResult, uint32_t *pIndex)
 Maximum value of a Q7 vector. More...
 
+

Description

+

Computes the maximum value of an array of data. The function returns both the maximum value and its position within the array. There are separate functions for floating-point, Q31, Q15, and Q7 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_max_f32 (float32_t * pSrc,
uint32_t blockSize,
float32_t * pResult,
uint32_t * pIndex 
)
+
+
Parameters
+ + + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultmaximum value returned here
[out]*pIndexindex of maximum value returned here
+
+
+
Returns
none.
+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_max_q15 (q15_t * pSrc,
uint32_t blockSize,
q15_t * pResult,
uint32_t * pIndex 
)
+
+
Parameters
+ + + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultmaximum value returned here
[out]*pIndexindex of maximum value returned here
+
+
+
Returns
none.
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_max_q31 (q31_t * pSrc,
uint32_t blockSize,
q31_t * pResult,
uint32_t * pIndex 
)
+
+
Parameters
+ + + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultmaximum value returned here
[out]*pIndexindex of maximum value returned here
+
+
+
Returns
none.
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_max_q7 (q7_t * pSrc,
uint32_t blockSize,
q7_t * pResult,
uint32_t * pIndex 
)
+
+
Parameters
+ + + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultmaximum value returned here
[out]*pIndexindex of maximum value returned here
+
+
+
Returns
none.
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__Max.js b/docs/DSP/html/group__Max.js new file mode 100644 index 0000000..1fb9e27 --- /dev/null +++ b/docs/DSP/html/group__Max.js @@ -0,0 +1,7 @@ +var group__Max = +[ + [ "arm_max_f32", "group__Max.html#ga5b89d1b04575aeec494f678695fb87d8", null ], + [ "arm_max_q15", "group__Max.html#gac132856c68f4bf2a056eaad5921c7880", null ], + [ "arm_max_q31", "group__Max.html#gaff7cbd4e955382def06724cc4cc85795", null ], + [ "arm_max_q7", "group__Max.html#ga6afd64d381b5c232de59163ebfe71e35", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__Min.html b/docs/DSP/html/group__Min.html new file mode 100644 index 0000000..1566e4b --- /dev/null +++ b/docs/DSP/html/group__Min.html @@ -0,0 +1,343 @@ + + + + + +Minimum +CMSIS-DSP: Minimum + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Minimum
Statistics Functions
+
+
+ + + + + + + + + + + + + + +

+Functions

void arm_min_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult, uint32_t *pIndex)
 Minimum value of a floating-point vector. More...
 
void arm_min_q15 (q15_t *pSrc, uint32_t blockSize, q15_t *pResult, uint32_t *pIndex)
 Minimum value of a Q15 vector. More...
 
void arm_min_q31 (q31_t *pSrc, uint32_t blockSize, q31_t *pResult, uint32_t *pIndex)
 Minimum value of a Q31 vector. More...
 
void arm_min_q7 (q7_t *pSrc, uint32_t blockSize, q7_t *pResult, uint32_t *pIndex)
 Minimum value of a Q7 vector. More...
 
+

Description

+

Computes the minimum value of an array of data. The function returns both the minimum value and its position within the array. There are separate functions for floating-point, Q31, Q15, and Q7 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_min_f32 (float32_t * pSrc,
uint32_t blockSize,
float32_t * pResult,
uint32_t * pIndex 
)
+
+
Parameters
+ + + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultminimum value returned here
[out]*pIndexindex of minimum value returned here
+
+
+
Returns
none.
+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_min_q15 (q15_t * pSrc,
uint32_t blockSize,
q15_t * pResult,
uint32_t * pIndex 
)
+
+
Parameters
+ + + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultminimum value returned here
[out]*pIndexindex of minimum value returned here
+
+
+
Returns
none.
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_min_q31 (q31_t * pSrc,
uint32_t blockSize,
q31_t * pResult,
uint32_t * pIndex 
)
+
+
Parameters
+ + + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultminimum value returned here
[out]*pIndexindex of minimum value returned here
+
+
+
Returns
none.
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_min_q7 (q7_t * pSrc,
uint32_t blockSize,
q7_t * pResult,
uint32_t * pIndex 
)
+
+
Parameters
+ + + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultminimum value returned here
[out]*pIndexindex of minimum value returned here
+
+
+
Returns
none.
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__Min.js b/docs/DSP/html/group__Min.js new file mode 100644 index 0000000..85e3415 --- /dev/null +++ b/docs/DSP/html/group__Min.js @@ -0,0 +1,7 @@ +var group__Min = +[ + [ "arm_min_f32", "group__Min.html#gaf62b1673740fc516ea64daf777b7d74a", null ], + [ "arm_min_q15", "group__Min.html#gad065e37535ebb726750ac1545cb3fa6f", null ], + [ "arm_min_q31", "group__Min.html#gab20faeceb5ff5d2d9dd628c2ecf41303", null ], + [ "arm_min_q7", "group__Min.html#ga3631d38ac8d715fc14f6f1b343f4c4ed", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__PID.html b/docs/DSP/html/group__PID.html new file mode 100644 index 0000000..7617f51 --- /dev/null +++ b/docs/DSP/html/group__PID.html @@ -0,0 +1,494 @@ + + + + + +PID Motor Control +CMSIS-DSP: PID Motor Control + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
PID Motor Control
Controller Functions
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

CMSIS_INLINE __STATIC_INLINE
+float32_t 		arm_pid_f32 (arm_pid_instance_f32 *S, float32_t in)
 Process function for the floating-point PID Control. More...
 
CMSIS_INLINE __STATIC_INLINE q31_t arm_pid_q31 (arm_pid_instance_q31 *S, q31_t in)
 Process function for the Q31 PID Control. More...
 
CMSIS_INLINE __STATIC_INLINE q15_t arm_pid_q15 (arm_pid_instance_q15 *S, q15_t in)
 Process function for the Q15 PID Control. More...
 
void arm_pid_init_f32 (arm_pid_instance_f32 *S, int32_t resetStateFlag)
 Initialization function for the floating-point PID Control. More...
 
void arm_pid_init_q15 (arm_pid_instance_q15 *S, int32_t resetStateFlag)
 Initialization function for the Q15 PID Control. More...
 
void arm_pid_init_q31 (arm_pid_instance_q31 *S, int32_t resetStateFlag)
 Initialization function for the Q31 PID Control. More...
 
void arm_pid_reset_f32 (arm_pid_instance_f32 *S)
 Reset function for the floating-point PID Control. More...
 
void arm_pid_reset_q15 (arm_pid_instance_q15 *S)
 Reset function for the Q15 PID Control. More...
 
void arm_pid_reset_q31 (arm_pid_instance_q31 *S)
 Reset function for the Q31 PID Control. More...
 
+

Description

+

A Proportional Integral Derivative (PID) controller is a generic feedback control loop mechanism widely used in industrial control systems. A PID controller is the most commonly used type of feedback controller.

+

This set of functions implements (PID) controllers for Q15, Q31, and floating-point data types. The functions operate on a single sample of data and each call to the function returns a single processed value. S points to an instance of the PID control data structure. in is the input sample value. The functions return the output value.

+
Algorithm:
+   y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]
+   A0 = Kp + Ki + Kd
+   A1 = (-Kp ) - (2 * Kd )
+   A2 = Kd
+
where Kp is proportional constant, Ki is Integral constant and Kd is Derivative constant
+
+PID.gif +
+Proportional Integral Derivative Controller
+
+
The PID controller calculates an "error" value as the difference between the measured output and the reference input. The controller attempts to minimize the error by adjusting the process control inputs. The proportional value determines the reaction to the current error, the integral value determines the reaction based on the sum of recent errors, and the derivative value determines the reaction based on the rate at which the error has been changing.
+
Instance Structure
The Gains A0, A1, A2 and state variables for a PID controller are stored together in an instance data structure. A separate instance structure must be defined for each PID Controller. There are separate instance structure declarations for each of the 3 supported data types.
+
Reset Functions
There is also an associated reset function for each data type which clears the state array.
+
Initialization Functions
There is also an associated initialization function for each data type. The initialization function performs the following operations:
    +
  • Initializes the Gains A0, A1, A2 from Kp,Ki, Kd gains.
    • +
  • Zeros out the values in the state buffer.
    • +
+
+
Instance structure cannot be placed into a const data section and it is recommended to use the initialization function.
+
Fixed-Point Behavior
Care must be taken when using the fixed-point versions of the PID Controller functions. In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. Refer to the function specific documentation below for usage guidelines.
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE float32_t arm_pid_f32 (arm_pid_instance_f32 * S,
float32_t in 
)
+
+
Parameters
+ + + +
[in,out]Sis an instance of the floating-point PID Control structure
[in]ininput sample to process
+
+
+
Returns
out processed output sample.
+ +

References arm_pid_instance_f32::A0, arm_pid_instance_f32::A1, arm_pid_instance_f32::A2, and arm_pid_instance_f32::state.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_pid_init_f32 (arm_pid_instance_f32 * S,
int32_t resetStateFlag 
)
+
+
Parameters
+ + + +
[in,out]*Spoints to an instance of the PID structure.
[in]resetStateFlagflag to reset the state. 0 = no change in state & 1 = reset the state.
+
+
+
Returns
none.
+
Description:
+
The resetStateFlag specifies whether to set state to zero or not.
+The function computes the structure fields: A0, A1 A2 using the proportional gain( Kp), integral gain( Ki) and derivative gain( Kd) also sets the state variables to all zeros.
+ +

References arm_pid_instance_f32::A0, arm_pid_instance_f32::A1, arm_pid_instance_f32::A2, arm_pid_instance_f32::Kd, arm_pid_instance_f32::Ki, arm_pid_instance_f32::Kp, and arm_pid_instance_f32::state.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_pid_init_q15 (arm_pid_instance_q15 * S,
int32_t resetStateFlag 
)
+
+
Parameters
+ + + +
[in,out]*Spoints to an instance of the Q15 PID structure.
[in]resetStateFlagflag to reset the state. 0 = no change in state 1 = reset the state.
+
+
+
Returns
none.
+
Description:
+
The resetStateFlag specifies whether to set state to zero or not.
+The function computes the structure fields: A0, A1 A2 using the proportional gain( Kp), integral gain( Ki) and derivative gain( Kd) also sets the state variables to all zeros.
+ +

References __PKHBT, __QADD16(), arm_pid_instance_q15::A0, arm_pid_instance_q15::A1, arm_pid_instance_q15::A2, arm_pid_instance_q15::Kd, arm_pid_instance_q15::Ki, arm_pid_instance_q15::Kp, and arm_pid_instance_q15::state.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
void arm_pid_init_q31 (arm_pid_instance_q31 * S,
int32_t resetStateFlag 
)
+
+
Parameters
+ + + +
[in,out]*Spoints to an instance of the Q31 PID structure.
[in]resetStateFlagflag to reset the state. 0 = no change in state 1 = reset the state.
+
+
+
Returns
none.
+
Description:
+
The resetStateFlag specifies whether to set state to zero or not.
+The function computes the structure fields: A0, A1 A2 using the proportional gain( Kp), integral gain( Ki) and derivative gain( Kd) also sets the state variables to all zeros.
+ +

References __QADD(), arm_pid_instance_q31::A0, arm_pid_instance_q31::A1, arm_pid_instance_q31::A2, clip_q63_to_q31(), arm_pid_instance_q31::Kd, arm_pid_instance_q31::Ki, arm_pid_instance_q31::Kp, and arm_pid_instance_q31::state.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE q15_t arm_pid_q15 (arm_pid_instance_q15 * S,
q15_t in 
)
+
+
Parameters
+ + + +
[in,out]Spoints to an instance of the Q15 PID Control structure
[in]ininput sample to process
+
+
+
Returns
out processed output sample.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 64-bit internal accumulator. Both Gains and state variables are represented in 1.15 format and multiplications yield a 2.30 result. The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. Lastly, the accumulator is saturated to yield a result in 1.15 format.
+ +

References __SIMD32_CONST, __SMLALD(), __SMUAD(), arm_pid_instance_q15::A0, arm_pid_instance_q15::A1, arm_pid_instance_q15::A2, and arm_pid_instance_q15::state.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE q31_t arm_pid_q31 (arm_pid_instance_q31 * S,
q31_t in 
)
+
+
Parameters
+ + + +
[in,out]Spoints to an instance of the Q31 PID Control structure
[in]ininput sample to process
+
+
+
Returns
out processed output sample.
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 64-bit accumulator. The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. Thus, if the accumulator result overflows it wraps around rather than clip. In order to avoid overflows completely the input signal must be scaled down by 2 bits as there are four additions. After all multiply-accumulates are performed, the 2.62 accumulator is truncated to 1.32 format and then saturated to 1.31 format.
+ +

References arm_pid_instance_q31::A0, arm_pid_instance_q31::A1, arm_pid_instance_q31::A2, and arm_pid_instance_q31::state.

+ +
+
+ +
+
+ + + + + + + + +
void arm_pid_reset_f32 (arm_pid_instance_f32 * S)
+
+
Parameters
+ + +
[in]*SInstance pointer of PID control data structure.
+
+
+
Returns
none.
+
Description:
The function resets the state buffer to zeros.
+ +

References arm_pid_instance_f32::state.

+ +
+
+ +
+
+ + + + + + + + +
void arm_pid_reset_q15 (arm_pid_instance_q15 * S)
+
+
Parameters
+ + +
[in]*SInstance pointer of PID control data structure.
+
+
+
Returns
none.
+
Description:
The function resets the state buffer to zeros.
+ +

References arm_pid_instance_q15::state.

+ +
+
+ +
+
+ + + + + + + + +
void arm_pid_reset_q31 (arm_pid_instance_q31 * S)
+
+
Parameters
+ + +
[in]*SInstance pointer of PID control data structure.
+
+
+
Returns
none.
+
Description:
The function resets the state buffer to zeros.
+ +

References arm_pid_instance_q31::state.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__PID.js b/docs/DSP/html/group__PID.js new file mode 100644 index 0000000..b8d1c55 --- /dev/null +++ b/docs/DSP/html/group__PID.js @@ -0,0 +1,12 @@ +var group__PID = +[ + [ "arm_pid_f32", "group__PID.html#ga9380d08046dd7ec2f5015f569206b9ce", null ], + [ "arm_pid_init_f32", "group__PID.html#gae31536b19b82b93ed184fb1ab73cfcb3", null ], + [ "arm_pid_init_q15", "group__PID.html#ga2cb1e3d3ebb167348fdabec74653d5c3", null ], + [ "arm_pid_init_q31", "group__PID.html#gad9d88485234fa9460b1ce9e64989ac86", null ], + [ "arm_pid_q15", "group__PID.html#gad466471a6b0f8fc570b8b8fc34ac79fa", null ], + [ "arm_pid_q31", "group__PID.html#ga82bc0813c007d50ce308b9b0bf3c76e2", null ], + [ "arm_pid_reset_f32", "group__PID.html#ga9ec860bcb6f8ca31205bf0f1b51ab723", null ], + [ "arm_pid_reset_q15", "group__PID.html#ga408566dacb4fa6e0458b2c75672e525f", null ], + [ "arm_pid_reset_q31", "group__PID.html#gaeecbacd3fb37c608ec25474d3a0dffa9", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__PartialConv.html b/docs/DSP/html/group__PartialConv.html new file mode 100644 index 0000000..acc6526 --- /dev/null +++ b/docs/DSP/html/group__PartialConv.html @@ -0,0 +1,862 @@ + + + + + +Partial Convolution +CMSIS-DSP: Partial Convolution + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Partial Convolution
Filtering Functions
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

arm_status arm_conv_partial_f32 (float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst, uint32_t firstIndex, uint32_t numPoints)
 Partial convolution of floating-point sequences. More...
 
arm_status arm_conv_partial_fast_opt_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2)
 Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
arm_status arm_conv_partial_fast_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints)
 Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
arm_status arm_conv_partial_fast_q31 (q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst, uint32_t firstIndex, uint32_t numPoints)
 Partial convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4. More...
 
arm_status arm_conv_partial_opt_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2)
 Partial convolution of Q15 sequences. More...
 
arm_status arm_conv_partial_opt_q7 (q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2)
 Partial convolution of Q7 sequences. More...
 
arm_status arm_conv_partial_q15 (q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints)
 Partial convolution of Q15 sequences. More...
 
arm_status arm_conv_partial_q31 (q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst, uint32_t firstIndex, uint32_t numPoints)
 Partial convolution of Q31 sequences. More...
 
arm_status arm_conv_partial_q7 (q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, uint32_t firstIndex, uint32_t numPoints)
 Partial convolution of Q7 sequences. More...
 
+

Description

+

Partial Convolution is equivalent to Convolution except that a subset of the output samples is generated. Each function has two additional arguments. firstIndex specifies the starting index of the subset of output samples. numPoints is the number of output samples to compute. The function computes the output in the range [firstIndex, ..., firstIndex+numPoints-1]. The output array pDst contains numPoints values.

+

The allowable range of output indices is [0 srcALen+srcBLen-2]. If the requested subset does not fall in this range then the functions return ARM_MATH_ARGUMENT_ERROR. Otherwise the functions return ARM_MATH_SUCCESS.

+
Note
Refer arm_conv_f32() for details on fixed point behavior.
+

Fast Versions

+
Fast versions are supported for Q31 and Q15 of partial convolution. Cycles for Fast versions are less compared to Q31 and Q15 of partial conv and the design requires the input signals should be scaled down to avoid intermediate overflows.
+

Opt Versions

+
Opt versions are supported for Q15 and Q7. Design uses internal scratch buffer for getting good optimisation. These versions are optimised in cycles and consumes more memory(Scratch memory) compared to Q15 and Q7 versions of partial convolution
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_conv_partial_f32 (float32_t * pSrcA,
uint32_t srcALen,
float32_t * pSrcB,
uint32_t srcBLen,
float32_t * pDst,
uint32_t firstIndex,
uint32_t numPoints 
)
+
+
Parameters
+ + + + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written.
[in]firstIndexis the first output sample to start with.
[in]numPointsis the number of output points to be computed.
+
+
+
Returns
Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2].
+ +

References ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, srcALen, srcBLen, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_conv_partial_fast_opt_q15 (q15_t * pSrcA,
uint32_t srcALen,
q15_t * pSrcB,
uint32_t srcBLen,
q15_t * pDst,
uint32_t firstIndex,
uint32_t numPoints,
q15_t * pScratch1,
q15_t * pScratch2 
)
+
+
Parameters
+ + + + + + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written.
[in]firstIndexis the first output sample to start with.
[in]numPointsis the number of output points to be computed.
[in]*pScratch1points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
[in]*pScratch2points to scratch buffer of size min(srcALen, srcBLen).
+
+
+
Returns
Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2].
+

See arm_conv_partial_q15() for a slower implementation of this function which uses a 64-bit accumulator to avoid wrap around distortion.

+
Restrictions
If the silicon does not support unaligned memory access enable the macro UNALIGNED_SUPPORT_DISABLE In this case input, output, scratch1 and scratch2 buffers should be aligned by 32-bit
+ +

References __PKHBT, __SIMD32, __SMLAD(), __SMLADX(), _SIMD32_OFFSET, arm_copy_q15(), arm_fill_q15(), ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, srcALen, srcBLen, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_conv_partial_fast_q15 (q15_t * pSrcA,
uint32_t srcALen,
q15_t * pSrcB,
uint32_t srcBLen,
q15_t * pDst,
uint32_t firstIndex,
uint32_t numPoints 
)
+
+
Parameters
+ + + + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written.
[in]firstIndexis the first output sample to start with.
[in]numPointsis the number of output points to be computed.
+
+
+
Returns
Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2].
+

See arm_conv_partial_q15() for a slower implementation of this function which uses a 64-bit accumulator to avoid wrap around distortion.

+ +

References __PKHBT, __SIMD32, __SMLAD(), __SMLADX(), _SIMD32_OFFSET, ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, srcALen, srcBLen, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_conv_partial_fast_q31 (q31_t * pSrcA,
uint32_t srcALen,
q31_t * pSrcB,
uint32_t srcBLen,
q31_t * pDst,
uint32_t firstIndex,
uint32_t numPoints 
)
+
+
Parameters
+ + + + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written.
[in]firstIndexis the first output sample to start with.
[in]numPointsis the number of output points to be computed.
+
+
+
Returns
Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2].
+
See arm_conv_partial_q31() for a slower implementation of this function which uses a 64-bit accumulator to provide higher precision.
+ +

References ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, srcALen, srcBLen, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_conv_partial_opt_q15 (q15_t * pSrcA,
uint32_t srcALen,
q15_t * pSrcB,
uint32_t srcBLen,
q15_t * pDst,
uint32_t firstIndex,
uint32_t numPoints,
q15_t * pScratch1,
q15_t * pScratch2 
)
+
+
Parameters
+ + + + + + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written.
[in]firstIndexis the first output sample to start with.
[in]numPointsis the number of output points to be computed.
[in]*pScratch1points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
[in]*pScratch2points to scratch buffer of size min(srcALen, srcBLen).
+
+
+
Returns
Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2].
+
Restrictions
If the silicon does not support unaligned memory access enable the macro UNALIGNED_SUPPORT_DISABLE In this case input, output, state buffers should be aligned by 32-bit
+

Refer to arm_conv_partial_fast_q15() for a faster but less precise version of this function for Cortex-M3 and Cortex-M4.

+ +

References __PKHBT, __SIMD32, __SMLALD(), __SMLALDX(), _SIMD32_OFFSET, arm_copy_q15(), arm_fill_q15(), ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, srcALen, srcBLen, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_conv_partial_opt_q7 (q7_t * pSrcA,
uint32_t srcALen,
q7_t * pSrcB,
uint32_t srcBLen,
q7_t * pDst,
uint32_t firstIndex,
uint32_t numPoints,
q15_t * pScratch1,
q15_t * pScratch2 
)
+
+
Parameters
+ + + + + + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written.
[in]firstIndexis the first output sample to start with.
[in]numPointsis the number of output points to be computed.
[in]*pScratch1points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
[in]*pScratch2points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen).
+
+
+
Returns
Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2].
+
Restrictions
If the silicon does not support unaligned memory access enable the macro UNALIGNED_SUPPORT_DISABLE In this case input, output, scratch1 and scratch2 buffers should be aligned by 32-bit
+ +

References __PACKq7, __PKHBT, __SIMD32, __SMLAD(), __SMLADX(), _SIMD32_OFFSET, arm_fill_q15(), ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, srcALen, srcBLen, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_conv_partial_q15 (q15_t * pSrcA,
uint32_t srcALen,
q15_t * pSrcB,
uint32_t srcBLen,
q15_t * pDst,
uint32_t firstIndex,
uint32_t numPoints 
)
+
+
Parameters
+ + + + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written.
[in]firstIndexis the first output sample to start with.
[in]numPointsis the number of output points to be computed.
+
+
+
Returns
Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2].
+

Refer to arm_conv_partial_fast_q15() for a faster but less precise version of this function for Cortex-M3 and Cortex-M4.

+
Refer the function arm_conv_partial_opt_q15() for a faster implementation of this function using scratch buffers.
+ +

References __PKHBT, __SIMD32, __SMLALD(), __SMLALDX(), _SIMD32_OFFSET, ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, srcALen, srcBLen, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_conv_partial_q31 (q31_t * pSrcA,
uint32_t srcALen,
q31_t * pSrcB,
uint32_t srcBLen,
q31_t * pDst,
uint32_t firstIndex,
uint32_t numPoints 
)
+
+
Parameters
+ + + + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written.
[in]firstIndexis the first output sample to start with.
[in]numPointsis the number of output points to be computed.
+
+
+
Returns
Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2].
+

See arm_conv_partial_fast_q31() for a faster but less precise implementation of this function for Cortex-M3 and Cortex-M4.

+ +

References ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, srcALen, srcBLen, and status.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_conv_partial_q7 (q7_t * pSrcA,
uint32_t srcALen,
q7_t * pSrcB,
uint32_t srcBLen,
q7_t * pDst,
uint32_t firstIndex,
uint32_t numPoints 
)
+
+
Parameters
+ + + + + + + + +
[in]*pSrcApoints to the first input sequence.
[in]srcALenlength of the first input sequence.
[in]*pSrcBpoints to the second input sequence.
[in]srcBLenlength of the second input sequence.
[out]*pDstpoints to the location where the output result is written.
[in]firstIndexis the first output sample to start with.
[in]numPointsis the number of output points to be computed.
+
+
+
Returns
Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2].
+
Refer the function arm_conv_partial_opt_q7() for a faster implementation of this function.
+ +

References __SMLAD(), ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, srcALen, srcBLen, and status.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__PartialConv.js b/docs/DSP/html/group__PartialConv.js new file mode 100644 index 0000000..5ea8158 --- /dev/null +++ b/docs/DSP/html/group__PartialConv.js @@ -0,0 +1,12 @@ +var group__PartialConv = +[ + [ "arm_conv_partial_f32", "group__PartialConv.html#ga16d10f32072cd79fc5fb6e785df45f5e", null ], + [ "arm_conv_partial_fast_opt_q15", "group__PartialConv.html#ga3de9c4ddcc7886de25b70d875099a8d9", null ], + [ "arm_conv_partial_fast_q15", "group__PartialConv.html#ga1e4d43385cb62262a78c6752fe1fafb2", null ], + [ "arm_conv_partial_fast_q31", "group__PartialConv.html#ga10c5294cda8c4985386f4e3944be7650", null ], + [ "arm_conv_partial_opt_q15", "group__PartialConv.html#ga834b23b4ade8682beeb55778399101f8", null ], + [ "arm_conv_partial_opt_q7", "group__PartialConv.html#ga3707e16af1435b215840006a7ab0c98f", null ], + [ "arm_conv_partial_q15", "group__PartialConv.html#ga209a2a913a0c5e5679c5988da8f46b03", null ], + [ "arm_conv_partial_q31", "group__PartialConv.html#ga78e73a5f02d103168a09821fb461e77a", null ], + [ "arm_conv_partial_q7", "group__PartialConv.html#ga8567259fe18396dd972242c41741ebf4", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__RMS.html b/docs/DSP/html/group__RMS.html new file mode 100644 index 0000000..fe66d89 --- /dev/null +++ b/docs/DSP/html/group__RMS.html @@ -0,0 +1,282 @@ + + + + + +Root mean square (RMS) +CMSIS-DSP: Root mean square (RMS) + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Root mean square (RMS)
Statistics Functions
+
+
+ + + + + + + + + + + +

+Functions

void arm_rms_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult)
 Root Mean Square of the elements of a floating-point vector. More...
 
void arm_rms_q15 (q15_t *pSrc, uint32_t blockSize, q15_t *pResult)
 Root Mean Square of the elements of a Q15 vector. More...
 
void arm_rms_q31 (q31_t *pSrc, uint32_t blockSize, q31_t *pResult)
 Root Mean Square of the elements of a Q31 vector. More...
 
+

Description

+

Calculates the Root Mean Sqaure of the elements in the input vector. The underlying algorithm is used:

+
+        Result = sqrt(((pSrc[0] * pSrc[0] + pSrc[1] * pSrc[1] + ... + pSrc[blockSize-1] * pSrc[blockSize-1]) / blockSize));
+

There are separate functions for floating point, Q31, and Q15 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_rms_f32 (float32_t * pSrc,
uint32_t blockSize,
float32_t * pResult 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultrms value returned here
+
+
+
Returns
none.
+ +

References arm_sqrt_f32(), and blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_rms_q15 (q15_t * pSrc,
uint32_t blockSize,
q15_t * pResult 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultrms value returned here
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 64-bit internal accumulator. The input is represented in 1.15 format. Intermediate multiplication yields a 2.30 format, and this result is added without saturation to a 64-bit accumulator in 34.30 format. With 33 guard bits in the accumulator, there is no risk of overflow, and the full precision of the intermediate multiplication is preserved. Finally, the 34.30 result is truncated to 34.15 format by discarding the lower 15 bits, and then saturated to yield a result in 1.15 format.
+ +

References __SIMD32, __SMLALD(), arm_sqrt_q15(), and blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_rms_q31 (q31_t * pSrc,
uint32_t blockSize,
q31_t * pResult 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultrms value returned here
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 64-bit accumulator. The input is represented in 1.31 format, and intermediate multiplication yields a 2.62 format. The accumulator maintains full precision of the intermediate multiplication results, but provides only a single guard bit. There is no saturation on intermediate additions. If the accumulator overflows, it wraps around and distorts the result. In order to avoid overflows completely, the input signal must be scaled down by log2(blockSize) bits, as a total of blockSize additions are performed internally. Finally, the 2.62 accumulator is right shifted by 31 bits to yield a 1.31 format value.
+ +

References arm_sqrt_q31(), blockSize, and clip_q63_to_q31().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__RMS.js b/docs/DSP/html/group__RMS.js new file mode 100644 index 0000000..4668a78 --- /dev/null +++ b/docs/DSP/html/group__RMS.js @@ -0,0 +1,6 @@ +var group__RMS = +[ + [ "arm_rms_f32", "group__RMS.html#ga0e3ab1b57da32d45388d1fa90d7fd88c", null ], + [ "arm_rms_q15", "group__RMS.html#gaf5b836b72dda9e5dfbbd17c7906fd13f", null ], + [ "arm_rms_q31", "group__RMS.html#gae33015fda23fc44e7ead5e5ed7e8d314", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__RealFFT.html b/docs/DSP/html/group__RealFFT.html new file mode 100644 index 0000000..3f28e0d --- /dev/null +++ b/docs/DSP/html/group__RealFFT.html @@ -0,0 +1,607 @@ + + + + + +Real FFT Functions +CMSIS-DSP: Real FFT Functions + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Content | +Functions
+
+
Real FFT Functions
Transform Functions
+
+
+ + + + +

+Content

 Real FFT Tables
 
+ + + + + + + + + + + + + + + + + + + + + + + + +

+Functions

void arm_rfft_f32 (const arm_rfft_instance_f32 *S, float32_t *pSrc, float32_t *pDst)
 Processing function for the floating-point RFFT/RIFFT. More...
 
void arm_rfft_fast_f32 (arm_rfft_fast_instance_f32 *S, float32_t *p, float32_t *pOut, uint8_t ifftFlag)
 Processing function for the floating-point real FFT. More...
 
arm_status arm_rfft_fast_init_f32 (arm_rfft_fast_instance_f32 *S, uint16_t fftLen)
 Initialization function for the floating-point real FFT. More...
 
arm_status arm_rfft_init_f32 (arm_rfft_instance_f32 *S, arm_cfft_radix4_instance_f32 *S_CFFT, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag)
 
arm_status arm_rfft_init_q15 (arm_rfft_instance_q15 *S, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag)
 Initialization function for the Q15 RFFT/RIFFT. More...
 
arm_status arm_rfft_init_q31 (arm_rfft_instance_q31 *S, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag)
 Initialization function for the Q31 RFFT/RIFFT. More...
 
void arm_rfft_q15 (const arm_rfft_instance_q15 *S, q15_t *pSrc, q15_t *pDst)
 Processing function for the Q15 RFFT/RIFFT. More...
 
void arm_rfft_q31 (const arm_rfft_instance_q31 *S, q31_t *pSrc, q31_t *pDst)
 Processing function for the Q31 RFFT/RIFFT. More...
 
+

Description

+
The CMSIS DSP library includes specialized algorithms for computing the FFT of real data sequences. The FFT is defined over complex data but in many applications the input is real. Real FFT algorithms take advantage of the symmetry properties of the FFT and have a speed advantage over complex algorithms of the same length.
+
The Fast RFFT algorith relays on the mixed radix CFFT that save processor usage.
+
The real length N forward FFT of a sequence is computed using the steps shown below.
+
+RFFT.gif +
+Real Fast Fourier Transform
+
+
The real sequence is initially treated as if it were complex to perform a CFFT. Later, a processing stage reshapes the data to obtain half of the frequency spectrum in complex format. Except the first complex number that contains the two real numbers X[0] and X[N/2] all the data is complex. In other words, the first complex sample contains two real values packed.
+
The input for the inverse RFFT should keep the same format as the output of the forward RFFT. A first processing stage pre-process the data to later perform an inverse CFFT.
+
+RIFFT.gif +
+Real Inverse Fast Fourier Transform
+
+
The algorithms for floating-point, Q15, and Q31 data are slightly different and we describe each algorithm in turn.
+
Floating-point
The main functions are arm_rfft_fast_f32() and arm_rfft_fast_init_f32(). The older functions arm_rfft_f32() and arm_rfft_init_f32() have been deprecated but are still documented.
+
The FFT of a real N-point sequence has even symmetry in the frequency domain. The second half of the data equals the conjugate of the first half flipped in frequency. Looking at the data, we see that we can uniquely represent the FFT using only N/2 complex numbers. These are packed into the output array in alternating real and imaginary components:
+
X = { real[0], imag[0], real[1], imag[1], real[2], imag[2] ... real[(N/2)-1], imag[(N/2)-1 }
+
It happens that the first complex number (real[0], imag[0]) is actually all real. real[0] represents the DC offset, and imag[0] should be 0. (real[1], imag[1]) is the fundamental frequency, (real[2], imag[2]) is the first harmonic and so on.
+
The real FFT functions pack the frequency domain data in this fashion. The forward transform outputs the data in this form and the inverse transform expects input data in this form. The function always performs the needed bitreversal so that the input and output data is always in normal order. The functions support lengths of [32, 64, 128, ..., 4096] samples.
+
Q15 and Q31
The real algorithms are defined in a similar manner and utilize N/2 complex transforms behind the scenes.
+
The complex transforms used internally include scaling to prevent fixed-point overflows. The overall scaling equals 1/(fftLen/2).
+
A separate instance structure must be defined for each transform used but twiddle factor and bit reversal tables can be reused.
+
There is also an associated initialization function for each data type. The initialization function performs the following operations:
    +
  • Sets the values of the internal structure fields.
    • +
  • Initializes twiddle factor table and bit reversal table pointers.
    • +
  • Initializes the internal complex FFT data structure.
    • +
+
+
Use of the initialization function is optional. However, if the initialization function is used, then the instance structure cannot be placed into a const data section. To place an instance structure into a const data section, the instance structure should be manually initialized as follows: 
+arm_rfft_instance_q31 S = {fftLenReal, fftLenBy2, ifftFlagR, bitReverseFlagR, twidCoefRModifier, pTwiddleAReal, pTwiddleBReal, pCfft};
+arm_rfft_instance_q15 S = {fftLenReal, fftLenBy2, ifftFlagR, bitReverseFlagR, twidCoefRModifier, pTwiddleAReal, pTwiddleBReal, pCfft};
+
where fftLenReal is the length of the real transform; fftLenBy2 length of the internal complex transform. ifftFlagR Selects forward (=0) or inverse (=1) transform. bitReverseFlagR Selects bit reversed output (=0) or normal order output (=1). twidCoefRModifier stride modifier for the twiddle factor table. The value is based on the FFT length; pTwiddleARealpoints to the A array of twiddle coefficients; pTwiddleBRealpoints to the B array of twiddle coefficients; pCfft points to the CFFT Instance structure. The CFFT structure must also be initialized. Refer to arm_cfft_radix4_f32() for details regarding static initialization of the complex FFT instance structure.
+

end of RealFFT_Table group

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_rfft_f32 (const arm_rfft_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst 
)
+
+
Deprecated:
Do not use this function. It has been superceded by arm_rfft_fast_f32 and will be removed in the future.
Parameters
+ + + + +
[in]*Spoints to an instance of the floating-point RFFT/RIFFT structure.
[in]*pSrcpoints to the input buffer.
[out]*pDstpoints to the output buffer.
+
+
+
Returns
none.
+
+ +

References arm_bitreversal_f32(), arm_radix4_butterfly_f32(), arm_radix4_butterfly_inverse_f32(), arm_split_rfft_f32(), arm_split_rifft_f32(), arm_rfft_instance_f32::bitReverseFlagR, arm_cfft_radix4_instance_f32::bitRevFactor, arm_cfft_radix4_instance_f32::fftLen, arm_rfft_instance_f32::fftLenBy2, arm_rfft_instance_f32::ifftFlagR, arm_cfft_radix4_instance_f32::onebyfftLen, arm_cfft_radix4_instance_f32::pBitRevTable, arm_rfft_instance_f32::pCfft, arm_cfft_radix4_instance_f32::pTwiddle, arm_rfft_instance_f32::pTwiddleAReal, arm_rfft_instance_f32::pTwiddleBReal, arm_cfft_radix4_instance_f32::twidCoefModifier, and arm_rfft_instance_f32::twidCoefRModifier.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_rfft_fast_f32 (arm_rfft_fast_instance_f32 * S,
float32_t * p,
float32_t * pOut,
uint8_t ifftFlag 
)
+
+
Parameters
+ + + + + +
[in]*Spoints to an arm_rfft_fast_instance_f32 structure.
[in]*ppoints to the input buffer.
[in]*pOutpoints to the output buffer.
[in]ifftFlagRFFT if flag is 0, RIFFT if flag is 1
+
+
+
Returns
none.
+ +

References arm_cfft_f32(), arm_cfft_instance_f32::fftLen, arm_rfft_fast_instance_f32::fftLenRFFT, merge_rfft_f32(), arm_rfft_fast_instance_f32::Sint, and stage_rfft_f32().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
arm_status arm_rfft_fast_init_f32 (arm_rfft_fast_instance_f32 * S,
uint16_t fftLen 
)
+
+
Parameters
+ + + +
[in,out]*Spoints to an arm_rfft_fast_instance_f32 structure.
[in]fftLenlength of the Real Sequence.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLen is not a supported value.
+
Description:
+
The parameter fftLen Specifies length of RFFT/CIFFT process. Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096.
+
This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.
+ +

References ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, armBitRevIndexTable1024, armBitRevIndexTable128, armBitRevIndexTable16, armBitRevIndexTable2048, armBitRevIndexTable256, armBitRevIndexTable32, armBitRevIndexTable512, armBitRevIndexTable64, ARMBITREVINDEXTABLE_1024_TABLE_LENGTH, ARMBITREVINDEXTABLE_128_TABLE_LENGTH, ARMBITREVINDEXTABLE_16_TABLE_LENGTH, ARMBITREVINDEXTABLE_2048_TABLE_LENGTH, ARMBITREVINDEXTABLE_256_TABLE_LENGTH, ARMBITREVINDEXTABLE_32_TABLE_LENGTH, ARMBITREVINDEXTABLE_512_TABLE_LENGTH, ARMBITREVINDEXTABLE_64_TABLE_LENGTH, arm_cfft_instance_f32::bitRevLength, arm_cfft_instance_f32::fftLen, arm_rfft_fast_instance_f32::fftLenRFFT, arm_cfft_instance_f32::pBitRevTable, arm_cfft_instance_f32::pTwiddle, arm_rfft_fast_instance_f32::pTwiddleRFFT, arm_rfft_fast_instance_f32::Sint, status, twiddleCoef_1024, twiddleCoef_128, twiddleCoef_16, twiddleCoef_2048, twiddleCoef_256, twiddleCoef_32, twiddleCoef_512, twiddleCoef_64, twiddleCoef_rfft_1024, twiddleCoef_rfft_128, twiddleCoef_rfft_2048, twiddleCoef_rfft_256, twiddleCoef_rfft_32, twiddleCoef_rfft_4096, twiddleCoef_rfft_512, and twiddleCoef_rfft_64.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_rfft_init_f32 (arm_rfft_instance_f32 * S,
arm_cfft_radix4_instance_f32 * S_CFFT,
uint32_t fftLenReal,
uint32_t ifftFlagR,
uint32_t bitReverseFlag 
)
+
+ +

References arm_cfft_radix4_init_f32(), ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, arm_rfft_instance_f32::bitReverseFlagR, arm_rfft_instance_f32::fftLenBy2, arm_rfft_instance_f32::fftLenReal, arm_rfft_instance_f32::ifftFlagR, arm_rfft_instance_f32::pCfft, arm_rfft_instance_f32::pTwiddleAReal, arm_rfft_instance_f32::pTwiddleBReal, realCoefA, realCoefB, status, and arm_rfft_instance_f32::twidCoefRModifier.

+ +

Referenced by arm_dct4_init_f32().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_rfft_init_q15 (arm_rfft_instance_q15 * S,
uint32_t fftLenReal,
uint32_t ifftFlagR,
uint32_t bitReverseFlag 
)
+
+
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the Q15 RFFT/RIFFT structure.
[in]fftLenReallength of the FFT.
[in]ifftFlagRflag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform.
[in]bitReverseFlagflag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLenReal is not a supported value.
+
Description:
+
The parameter fftLenReal Specifies length of RFFT/RIFFT Process. Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192.
+
The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.
+
The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.
+
This function also initializes Twiddle factor table.
+ +

References arm_cfft_sR_q15_len1024, arm_cfft_sR_q15_len128, arm_cfft_sR_q15_len16, arm_cfft_sR_q15_len2048, arm_cfft_sR_q15_len256, arm_cfft_sR_q15_len32, arm_cfft_sR_q15_len4096, arm_cfft_sR_q15_len512, arm_cfft_sR_q15_len64, ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, arm_rfft_instance_q15::bitReverseFlagR, arm_rfft_instance_q15::fftLenReal, arm_rfft_instance_q15::ifftFlagR, arm_rfft_instance_q15::pCfft, arm_rfft_instance_q15::pTwiddleAReal, arm_rfft_instance_q15::pTwiddleBReal, realCoefAQ15, realCoefBQ15, status, and arm_rfft_instance_q15::twidCoefRModifier.

+ +

Referenced by arm_dct4_init_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
arm_status arm_rfft_init_q31 (arm_rfft_instance_q31 * S,
uint32_t fftLenReal,
uint32_t ifftFlagR,
uint32_t bitReverseFlag 
)
+
+
Parameters
+ + + + + +
[in,out]*Spoints to an instance of the Q31 RFFT/RIFFT structure.
[in]fftLenReallength of the FFT.
[in]ifftFlagRflag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform.
[in]bitReverseFlagflag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLenReal is not a supported value.
+
Description:
+
The parameter fftLenReal Specifies length of RFFT/RIFFT Process. Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192.
+
The parameter ifftFlagR controls whether a forward or inverse transform is computed. Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.
+
The parameter bitReverseFlag controls whether output is in normal order or bit reversed order. Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.
+
7
This function also initializes Twiddle factor table.
+ +

References arm_cfft_sR_q31_len1024, arm_cfft_sR_q31_len128, arm_cfft_sR_q31_len16, arm_cfft_sR_q31_len2048, arm_cfft_sR_q31_len256, arm_cfft_sR_q31_len32, arm_cfft_sR_q31_len4096, arm_cfft_sR_q31_len512, arm_cfft_sR_q31_len64, ARM_MATH_ARGUMENT_ERROR, ARM_MATH_SUCCESS, arm_rfft_instance_q31::bitReverseFlagR, arm_rfft_instance_q31::fftLenReal, arm_rfft_instance_q31::ifftFlagR, arm_rfft_instance_q31::pCfft, arm_rfft_instance_q31::pTwiddleAReal, arm_rfft_instance_q31::pTwiddleBReal, realCoefAQ31, realCoefBQ31, status, and arm_rfft_instance_q31::twidCoefRModifier.

+ +

Referenced by arm_dct4_init_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_rfft_q15 (const arm_rfft_instance_q15 * S,
q15_t * pSrc,
q15_t * pDst 
)
+
+
Parameters
+ + + + +
[in]*Spoints to an instance of the Q15 RFFT/RIFFT structure.
[in]*pSrcpoints to the input buffer.
[out]*pDstpoints to the output buffer.
+
+
+
Returns
none.
+
Input an output formats:
+
Internally input is downscaled by 2 for every stage to avoid saturations inside CFFT/CIFFT process. Hence the output format is different for different RFFT sizes. The input and output formats for different RFFT sizes and number of bits to upscale are mentioned in the tables below for RFFT and RIFFT:
+
+RFFTQ15.gif +
+Input and Output Formats for Q15 RFFT
+
+
+RIFFTQ15.gif +
+Input and Output Formats for Q15 RIFFT
+
+ +

References arm_cfft_q15(), arm_split_rfft_q15(), arm_split_rifft_q15(), arm_rfft_instance_q15::bitReverseFlagR, arm_rfft_instance_q15::fftLenReal, arm_rfft_instance_q15::ifftFlagR, arm_rfft_instance_q15::pCfft, arm_rfft_instance_q15::pTwiddleAReal, arm_rfft_instance_q15::pTwiddleBReal, and arm_rfft_instance_q15::twidCoefRModifier.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_rfft_q31 (const arm_rfft_instance_q31 * S,
q31_t * pSrc,
q31_t * pDst 
)
+
+
Parameters
+ + + + +
[in]*Spoints to an instance of the Q31 RFFT/RIFFT structure.
[in]*pSrcpoints to the input buffer.
[out]*pDstpoints to the output buffer.
+
+
+
Returns
none.
+
Input an output formats:
+
Internally input is downscaled by 2 for every stage to avoid saturations inside CFFT/CIFFT process. Hence the output format is different for different RFFT sizes. The input and output formats for different RFFT sizes and number of bits to upscale are mentioned in the tables below for RFFT and RIFFT:
+
+RFFTQ31.gif +
+Input and Output Formats for Q31 RFFT
+
+
+RIFFTQ31.gif +
+Input and Output Formats for Q31 RIFFT
+
+ +

References arm_cfft_q31(), arm_split_rfft_q31(), arm_split_rifft_q31(), arm_rfft_instance_q31::bitReverseFlagR, arm_rfft_instance_q31::fftLenReal, arm_rfft_instance_q31::ifftFlagR, arm_rfft_instance_q31::pCfft, arm_rfft_instance_q31::pTwiddleAReal, arm_rfft_instance_q31::pTwiddleBReal, and arm_rfft_instance_q31::twidCoefRModifier.

+ +

Referenced by arm_dct4_q31().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__RealFFT.js b/docs/DSP/html/group__RealFFT.js new file mode 100644 index 0000000..6eca40a --- /dev/null +++ b/docs/DSP/html/group__RealFFT.js @@ -0,0 +1,12 @@ +var group__RealFFT = +[ + [ "Real FFT Tables", "group__RealFFT__Table.html", "group__RealFFT__Table" ], + [ "arm_rfft_f32", "group__RealFFT.html#ga3df1766d230532bc068fc4ed69d0fcdc", null ], + [ "arm_rfft_fast_f32", "group__RealFFT.html#ga180d8b764d59cbb85d37a2d5f7cd9799", null ], + [ "arm_rfft_fast_init_f32", "group__RealFFT.html#gac5fceb172551e7c11eb4d0e17ef15aa3", null ], + [ "arm_rfft_init_f32", "group__RealFFT.html#ga10717ee326bf50832ef1c25b85a23068", null ], + [ "arm_rfft_init_q15", "group__RealFFT.html#ga053450cc600a55410ba5b5605e96245d", null ], + [ "arm_rfft_init_q31", "group__RealFFT.html#ga5abde938abbe72e95c5bab080eb33c45", null ], + [ "arm_rfft_q15", "group__RealFFT.html#ga00e615f5db21736ad5b27fb6146f3fc5", null ], + [ "arm_rfft_q31", "group__RealFFT.html#gabaeab5646aeea9844e6d42ca8c73fe3a", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__RealFFT__Table.html b/docs/DSP/html/group__RealFFT__Table.html new file mode 100644 index 0000000..17a72c6 --- /dev/null +++ b/docs/DSP/html/group__RealFFT__Table.html @@ -0,0 +1,288 @@ + + + + + +Real FFT Tables +CMSIS-DSP: Real FFT Tables + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Variables
+
+
Real FFT Tables
Real FFT Functions
+
+
+ + + + + + + + + + + + + + +

+Variables

static const float32_t realCoefA [8192]
 
static const float32_t realCoefB [8192]
 
const q15_t ALIGN4 realCoefAQ15 [8192]
 
const q15_t ALIGN4 realCoefBQ15 [8192]
 
const q31_t realCoefAQ31 [8192]
 
const q31_t realCoefBQ31 [8192]
 
+

Description

+

Variable Documentation

+ +
+
+ + + + + +
+ + + + +
const float32_t realCoefA[8192]
+ 		+static
+
+
Generation of realCoefA array:
+
n = 4096 
for (i = 0; i < n; i++)
+ {
+   pATable[2 * i] = 0.5 * (1.0 - sin (2 * PI / (double) (2 * n) * (double) i));
+   pATable[2 * i + 1] = 0.5 * (-1.0 * cos (2 * PI / (double) (2 * n) * (double) i));
+ }
+ +

Referenced by arm_rfft_init_f32().

+ +
+
+ +
+
+ + + + +
const q15_t ALIGN4 realCoefAQ15[8192]
+
+
Generation fixed-point realCoefAQ15 array in Q15 format:
+
n = 4096 
for (i = 0; i < n; i++)
+ {
+   pATable[2 * i] = 0.5 * (1.0 - sin (2 * PI / (double) (2 * n) * (double) i));
+   pATable[2 * i + 1] = 0.5 * (-1.0 * cos (2 * PI / (double) (2 * n) * (double) i));
+ }
+
Convert to fixed point Q15 format round(pATable[i] * pow(2, 15))
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const q31_t realCoefAQ31[8192]
+
+
Generation fixed-point realCoefAQ31 array in Q31 format:
+
n = 4096 
for (i = 0; i < n; i++)
+{
+   pATable[2 * i] = 0.5 * (1.0 - sin (2 * PI / (double) (2 * n) * (double) i));
+   pATable[2 * i + 1] = 0.5 * (-1.0 * cos (2 * PI / (double) (2 * n) * (double) i));
+}
+
Convert to fixed point Q31 format round(pATable[i] * pow(2, 31))
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+ +
+
+ + + + + +
+ + + + +
const float32_t realCoefB[8192]
+ 		+static
+
+
Generation of realCoefB array:
+
n = 4096 
for (i = 0; i < n; i++)
+{
+   pBTable[2 * i] = 0.5 * (1.0 + sin (2 * PI / (double) (2 * n) * (double) i));
+   pBTable[2 * i + 1] = 0.5 * (1.0 * cos (2 * PI / (double) (2 * n) * (double) i));
+ }
+ +

Referenced by arm_rfft_init_f32().

+ +
+
+ +
+
+ + + + +
const q15_t ALIGN4 realCoefBQ15[8192]
+
+
Generation of real_CoefB array:
+
n = 4096 
for (i = 0; i < n; i++)
+ {
+   pBTable[2 * i] = 0.5 * (1.0 + sin (2 * PI / (double) (2 * n) * (double) i));
+   pBTable[2 * i + 1] = 0.5 * (1.0 * cos (2 * PI / (double) (2 * n) * (double) i));
+ }
+
Convert to fixed point Q15 format round(pBTable[i] * pow(2, 15))
+ +

Referenced by arm_rfft_init_q15().

+ +
+
+ +
+
+ + + + +
const q31_t realCoefBQ31[8192]
+
+
Generation of realCoefBQ31 array:
+
n = 4096 
for (i = 0; i < n; i++)
+{
+   pBTable[2 * i] = 0.5 * (1.0 + sin (2 * PI / (double) (2 * n) * (double) i));
+   pBTable[2 * i + 1] = 0.5 * (1.0 * cos (2 * PI / (double) (2 * n) * (double) i));
+}
+
Convert to fixed point Q31 format round(pBTable[i] * pow(2, 31))
+ +

Referenced by arm_rfft_init_q31().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__RealFFT__Table.js b/docs/DSP/html/group__RealFFT__Table.js new file mode 100644 index 0000000..032bceb --- /dev/null +++ b/docs/DSP/html/group__RealFFT__Table.js @@ -0,0 +1,9 @@ +var group__RealFFT__Table = +[ + [ "realCoefA", "group__RealFFT__Table.html#ga8b1ad947c470596674fa3364e16045c6", null ], + [ "realCoefAQ15", "group__RealFFT__Table.html#ga11e84d0ee257a547f749b37dd0078d36", null ], + [ "realCoefAQ31", "group__RealFFT__Table.html#gaf1592a6cf0504675205074a43c3728a2", null ], + [ "realCoefB", "group__RealFFT__Table.html#gac52f98b52a1f03bfac8b57a67ba07397", null ], + [ "realCoefBQ15", "group__RealFFT__Table.html#gac871666f018b70938b2b98017628cb97", null ], + [ "realCoefBQ31", "group__RealFFT__Table.html#ga1eb5745728a61c3715755f5d69a4a960", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__SQRT.html b/docs/DSP/html/group__SQRT.html new file mode 100644 index 0000000..3b9b605 --- /dev/null +++ b/docs/DSP/html/group__SQRT.html @@ -0,0 +1,283 @@ + + + + + +Square Root +CMSIS-DSP: Square Root + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Square Root
Fast Math Functions
+
+
+ + + + + + + + + + + +

+Functions

CMSIS_INLINE __STATIC_INLINE
+arm_status 		arm_sqrt_f32 (float32_t in, float32_t *pOut)
 Floating-point square root function. More...
 
arm_status arm_sqrt_q31 (q31_t in, q31_t *pOut)
 Q31 square root function. More...
 
arm_status arm_sqrt_q15 (q15_t in, q15_t *pOut)
 Q15 square root function. More...
 
+

Description

+

Computes the square root of a number. There are separate functions for Q15, Q31, and floating-point data types. The square root function is computed using the Newton-Raphson algorithm. This is an iterative algorithm of the form:

+
+     x1 = x0 - f(x0)/f'(x0)
+

where x1 is the current estimate, x0 is the previous estimate, and f'(x0) is the derivative of f() evaluated at x0. For the square root function, the algorithm reduces to:

+
+    x0 = in/2                         [initial guess]
+    x1 = 1/2 * ( x0 + in / x0)        [each iteration]
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE arm_status arm_sqrt_f32 (float32_t in,
float32_t * pOut 
)
+
+
Parameters
+ + + +
[in]ininput value.
[out]pOutsquare root of input value.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if in is negative value and returns zero output for negative values.
+ +

References ARM_MATH_ARGUMENT_ERROR, and ARM_MATH_SUCCESS.

+ +

Referenced by arm_cmplx_mag_f32(), arm_rms_f32(), and arm_std_f32().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
arm_status arm_sqrt_q15 (q15_t in,
q15_t * pOut 
)
+
+
Parameters
+ + + +
[in]ininput value. The range of the input value is [0 +1) or 0x0000 to 0x7FFF.
[out]pOutsquare root of input value.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if in is negative value and returns zero output for negative values.
+
Parameters
+ + + +
[in]ininput value. The range of the input value is [0 +1) or 0x0000 to 0x7FFF.
[out]*pOutsquare root of input value.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if the input value is positive and ARM_MATH_ARGUMENT_ERROR if the input is negative. For negative inputs, the function returns *pOut = 0.
+ +

References ARM_MATH_ARGUMENT_ERROR, and ARM_MATH_SUCCESS.

+ +

Referenced by arm_cmplx_mag_q15(), arm_rms_q15(), and arm_std_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + +
arm_status arm_sqrt_q31 (q31_t in,
q31_t * pOut 
)
+
+
Parameters
+ + + +
[in]ininput value. The range of the input value is [0 +1) or 0x00000000 to 0x7FFFFFFF.
[out]pOutsquare root of input value.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if in is negative value and returns zero output for negative values.
+
Parameters
+ + + +
[in]ininput value. The range of the input value is [0 +1) or 0x00000000 to 0x7FFFFFFF.
[out]*pOutsquare root of input value.
+
+
+
Returns
The function returns ARM_MATH_SUCCESS if the input value is positive and ARM_MATH_ARGUMENT_ERROR if the input is negative. For negative inputs, the function returns *pOut = 0.
+ +

References ARM_MATH_ARGUMENT_ERROR, and ARM_MATH_SUCCESS.

+ +

Referenced by arm_cmplx_mag_q31(), arm_rms_q31(), and arm_std_q31().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__SQRT.js b/docs/DSP/html/group__SQRT.js new file mode 100644 index 0000000..9aa8662 --- /dev/null +++ b/docs/DSP/html/group__SQRT.js @@ -0,0 +1,6 @@ +var group__SQRT = +[ + [ "arm_sqrt_f32", "group__SQRT.html#ga697d82c2747a3302cf44e7c9583da2e8", null ], + [ "arm_sqrt_q15", "group__SQRT.html#ga5abe5ca724f3e15849662b03752c1238", null ], + [ "arm_sqrt_q31", "group__SQRT.html#ga119e25831e141d734d7ef10636670058", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__STD.html b/docs/DSP/html/group__STD.html new file mode 100644 index 0000000..832f8d9 --- /dev/null +++ b/docs/DSP/html/group__STD.html @@ -0,0 +1,284 @@ + + + + + +Standard deviation +CMSIS-DSP: Standard deviation + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Standard deviation
Statistics Functions
+
+
+ + + + + + + + + + + +

+Functions

void arm_std_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult)
 Standard deviation of the elements of a floating-point vector. More...
 
void arm_std_q15 (q15_t *pSrc, uint32_t blockSize, q15_t *pResult)
 Standard deviation of the elements of a Q15 vector. More...
 
void arm_std_q31 (q31_t *pSrc, uint32_t blockSize, q31_t *pResult)
 Standard deviation of the elements of a Q31 vector. More...
 
+

Description

+

Calculates the standard deviation of the elements in the input vector. The underlying algorithm is used:

+
+  Result = sqrt((sumOfSquares - sum2 / blockSize) / (blockSize - 1))
    where, sumOfSquares = pSrc[0] * pSrc[0] + pSrc[1] * pSrc[1] + ... + pSrc[blockSize-1] * pSrc[blockSize-1]
                    sum = pSrc[0] + pSrc[1] + pSrc[2] + ... + pSrc[blockSize-1]
+

There are separate functions for floating point, Q31, and Q15 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_std_f32 (float32_t * pSrc,
uint32_t blockSize,
float32_t * pResult 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultstandard deviation value returned here
+
+
+
Returns
none.
+ +

References arm_sqrt_f32(), blockSize, mean, and var.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_std_q15 (q15_t * pSrc,
uint32_t blockSize,
q15_t * pResult 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultstandard deviation value returned here
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 64-bit internal accumulator. The input is represented in 1.15 format. Intermediate multiplication yields a 2.30 format, and this result is added without saturation to a 64-bit accumulator in 34.30 format. With 33 guard bits in the accumulator, there is no risk of overflow, and the full precision of the intermediate multiplication is preserved. Finally, the 34.30 result is truncated to 34.15 format by discarding the lower 15 bits, and then saturated to yield a result in 1.15 format.
+ +

References __SIMD32, __SMLALD(), arm_sqrt_q15(), and blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_std_q31 (q31_t * pSrc,
uint32_t blockSize,
q31_t * pResult 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultstandard deviation value returned here
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 64-bit accumulator. The input is represented in 1.31 format, which is then downshifted by 8 bits which yields 1.23, and intermediate multiplication yields a 2.46 format. The accumulator maintains full precision of the intermediate multiplication results, but provides only a 16 guard bits. There is no saturation on intermediate additions. If the accumulator overflows it wraps around and distorts the result. In order to avoid overflows completely the input signal must be scaled down by log2(blockSize)-8 bits, as a total of blockSize additions are performed internally. After division, internal variables should be Q18.46 Finally, the 18.46 accumulator is right shifted by 15 bits to yield a 1.31 format value.
+ +

References arm_sqrt_q31(), and blockSize.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__STD.js b/docs/DSP/html/group__STD.js new file mode 100644 index 0000000..dd8c63b --- /dev/null +++ b/docs/DSP/html/group__STD.js @@ -0,0 +1,6 @@ +var group__STD = +[ + [ "arm_std_f32", "group__STD.html#ga4969b5b5f3d001377bc401a3ee99dfc2", null ], + [ "arm_std_q15", "group__STD.html#gaf9d27afa9928ff28a63cd98ea9218a72", null ], + [ "arm_std_q31", "group__STD.html#ga39495e74f96116178be085c9dc7742f5", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__SignalConvergence.html b/docs/DSP/html/group__SignalConvergence.html new file mode 100644 index 0000000..656f882 --- /dev/null +++ b/docs/DSP/html/group__SignalConvergence.html @@ -0,0 +1,163 @@ + + + + + +Signal Convergence Example +CMSIS-DSP: Signal Convergence Example + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
Signal Convergence Example
Examples
+
+
+
Description:
+
Demonstrates the ability of an adaptive filter to "learn" the transfer function of a FIR lowpass filter using the Normalized LMS Filter, Finite Impulse Response (FIR) Filter, and Basic Math Functions.
+
Algorithm:
+
The figure below illustrates the signal flow in this example. Uniformly distributed white noise is passed through an FIR lowpass filter. The output of the FIR filter serves as the reference input of the adaptive filter (normalized LMS filter). The white noise is input to the adaptive filter. The adaptive filter learns the transfer function of the FIR filter. The filter outputs two signals: (1) the output of the internal adaptive FIR filter, and (2) the error signal which is the difference between the adaptive filter and the reference output of the FIR filter. Over time as the adaptive filter learns the transfer function of the FIR filter, the first output approaches the reference output of the FIR filter, and the error signal approaches zero.
+
The adaptive filter converges properly even if the input signal has a large dynamic range (i.e., varies from small to large values). The coefficients of the adaptive filter are initially zero, and then converge over 1536 samples. The internal function test_signal_converge() implements the stopping condition. The function checks if all of the values of the error signal have a magnitude below a threshold DELTA.
+
Block Diagram:
+
+SignalFlow.gif +
+
+
Variables Description:
+
    +
  • testInput_f32 points to the input data
    • +
  • firStateF32 points to FIR state buffer
    • +
  • lmsStateF32 points to Normalised Least mean square FIR filter state buffer
    • +
  • FIRCoeff_f32 points to coefficient buffer
    • +
  • lmsNormCoeff_f32 points to Normalised Least mean square FIR filter coefficient buffer
    • +
  • wire1, wir2, wire3 temporary buffers
    • +
  • errOutput, err_signal temporary error buffers
    • +
+
+
CMSIS DSP Software Library Functions Used:
+
+
+

Refer arm_signal_converge_example_f32.c

+
+
+ + + + diff --git a/docs/DSP/html/group__SinCos.html b/docs/DSP/html/group__SinCos.html new file mode 100644 index 0000000..d4f812c --- /dev/null +++ b/docs/DSP/html/group__SinCos.html @@ -0,0 +1,241 @@ + + + + + +Sine Cosine +CMSIS-DSP: Sine Cosine + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Sine Cosine
Controller Functions
+
+
+ + + + + + + + +

+Functions

void arm_sin_cos_f32 (float32_t theta, float32_t *pSinVal, float32_t *pCosVal)
 Floating-point sin_cos function. More...
 
void arm_sin_cos_q31 (q31_t theta, q31_t *pSinVal, q31_t *pCosVal)
 Q31 sin_cos function. More...
 
+

Description

+

Computes the trigonometric sine and cosine values using a combination of table lookup and linear interpolation. There are separate functions for Q31 and floating-point data types. The input to the floating-point version is in degrees while the fixed-point Q31 have a scaled input with the range [-1 0.9999] mapping to [-180 +180] degrees.

+

The floating point function also allows values that are out of the usual range. When this happens, the function will take extra time to adjust the input value to the range of [-180 180].

+

The result is accurate to 5 digits after the decimal point.

+

The implementation is based on table lookup using 360 values together with linear interpolation. The steps used are:

+
    +
  1. Calculation of the nearest integer table index.
    2. +
  2. Compute the fractional portion (fract) of the input.
    3. +
  3. Fetch the value corresponding to index from sine table to y0 and also value from index+1 to y1.
    4. +
  4. Sine value is computed as *psinVal = y0 + (fract * (y1 - y0)).
    5. +
  5. Fetch the value corresponding to index from cosine table to y0 and also value from index+1 to y1.
    6. +
  6. Cosine value is computed as *pcosVal = y0 + (fract * (y1 - y0)).
    7. +
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_sin_cos_f32 (float32_t theta,
float32_t * pSinVal,
float32_t * pCosVal 
)
+
+
Parameters
+ + + + +
[in]thetainput value in degrees
[out]*pSinValpoints to the processed sine output.
[out]*pCosValpoints to the processed cos output.
+
+
+
Returns
none.
+ +

References FAST_MATH_TABLE_SIZE, and sinTable_f32.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_sin_cos_q31 (q31_t theta,
q31_t * pSinVal,
q31_t * pCosVal 
)
+
+
Parameters
+ + + + +
[in]thetascaled input value in degrees
[out]*pSinValpoints to the processed sine output.
[out]*pCosValpoints to the processed cosine output.
+
+
+
Returns
none.
+

The Q31 input value is in the range [-1 0.999999] and is mapped to a degree value in the range [-180 179].

+ +

References clip_q63_to_q31(), CONTROLLER_Q31_SHIFT, and sinTable_q31.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__SinCos.js b/docs/DSP/html/group__SinCos.js new file mode 100644 index 0000000..6f058a2 --- /dev/null +++ b/docs/DSP/html/group__SinCos.js @@ -0,0 +1,5 @@ +var group__SinCos = +[ + [ "arm_sin_cos_f32", "group__SinCos.html#ga4420d45c37d58c310ef9ae1b5fe58020", null ], + [ "arm_sin_cos_q31", "group__SinCos.html#gae9e4ddebff9d4eb5d0a093e28e0bc504", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__SinCosExample.html b/docs/DSP/html/group__SinCosExample.html new file mode 100644 index 0000000..0df69fd --- /dev/null +++ b/docs/DSP/html/group__SinCosExample.html @@ -0,0 +1,152 @@ + + + + + +SineCosine Example +CMSIS-DSP: SineCosine Example + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
SineCosine Example
Examples
+
+
+
Description:
+
Demonstrates the Pythagorean trignometric identity with the use of Cosine, Sine, Vector Multiplication, and Vector Addition functions.
+
Algorithm:
+
Mathematically, the Pythagorean trignometric identity is defined by the following equation: 
sin(x) * sin(x) + cos(x) * cos(x) = 1
where x is the angle in radians.
+
Block Diagram:
+
+sinCos.gif +
+
+
Variables Description:
+
    +
  • testInput_f32 array of input angle in radians
    • +
  • testOutput stores sum of the squares of sine and cosine values of input angle
    • +
+
+
CMSIS DSP Software Library Functions Used:
+
+
+

Refer arm_sin_cos_example_f32.c

+
+
+ + + + diff --git a/docs/DSP/html/group__VarianceExample.html b/docs/DSP/html/group__VarianceExample.html new file mode 100644 index 0000000..b151a82 --- /dev/null +++ b/docs/DSP/html/group__VarianceExample.html @@ -0,0 +1,157 @@ + + + + + +Variance Example +CMSIS-DSP: Variance Example + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
Variance Example
Examples
+
+
+
Description:
+
Demonstrates the use of Basic Math and Support Functions to calculate the variance of an input sequence with N samples. Uniformly distributed white noise is taken as input.
+
Algorithm:
+
The variance of a sequence is the mean of the squared deviation of the sequence from its mean.
+
This is denoted by the following equation: 
 variance = ((x[0] - x') * (x[0] - x') + (x[1] - x') * (x[1] - x') + ... + * (x[n-1] - x') * (x[n-1] - x')) / (N-1)
where, x[n] is the input sequence, N is the number of input samples, and x' is the mean value of the input sequence, x[n].
+
The mean value x' is defined as: 
 x' = (x[0] + x[1] + ... + x[n-1]) / N
+
Block Diagram:
+
+Variance.gif +
+
+
Variables Description:
+
    +
  • testInput_f32 points to the input data
    • +
  • wire1, wir2, wire3 temporary buffers
    • +
  • blockSize number of samples processed at a time
    • +
  • refVarianceOut reference variance value
    • +
+
+
CMSIS DSP Software Library Functions Used:
+
+
+

Refer arm_variance_example_f32.c

+
+
+ + + + diff --git a/docs/DSP/html/group__clarke.html b/docs/DSP/html/group__clarke.html new file mode 100644 index 0000000..75c2cbf --- /dev/null +++ b/docs/DSP/html/group__clarke.html @@ -0,0 +1,252 @@ + + + + + +Vector Clarke Transform +CMSIS-DSP: Vector Clarke Transform + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Vector Clarke Transform
Controller Functions
+
+
+ + + + + + + + +

+Functions

CMSIS_INLINE __STATIC_INLINE void arm_clarke_f32 (float32_t Ia, float32_t Ib, float32_t *pIalpha, float32_t *pIbeta)
 Floating-point Clarke transform. More...
 
CMSIS_INLINE __STATIC_INLINE void arm_clarke_q31 (q31_t Ia, q31_t Ib, q31_t *pIalpha, q31_t *pIbeta)
 Clarke transform for Q31 version. More...
 
+

Description

+

Forward Clarke transform converts the instantaneous stator phases into a two-coordinate time invariant vector. Generally the Clarke transform uses three-phase currents Ia, Ib and Ic to calculate currents in the two-phase orthogonal stator axis Ialpha and Ibeta. When Ialpha is superposed with Ia as shown in the figure below

+
+clarke.gif +
+Stator current space vector and its components in (a,b).
+

and Ia + Ib + Ic = 0, in this condition Ialpha and Ibeta can be calculated using only Ia and Ib.

+

The function operates on a single sample of data and each call to the function returns the processed output. The library provides separate functions for Q31 and floating-point data types.

+
Algorithm
+clarkeFormula.gif +
+ where Ia and Ib are the instantaneous stator phases and pIalpha and pIbeta are the two coordinates of time invariant vector.
+
Fixed-Point Behavior
Care must be taken when using the Q31 version of the Clarke transform. In particular, the overflow and saturation behavior of the accumulator used must be considered. Refer to the function specific documentation below for usage guidelines.
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE void arm_clarke_f32 (float32_t Ia,
float32_t Ib,
float32_t * pIalpha,
float32_t * pIbeta 
)
+
+
Parameters
+ + + + + +
[in]Iainput three-phase coordinate a
[in]Ibinput three-phase coordinate b
[out]pIalphapoints to output two-phase orthogonal vector axis alpha
[out]pIbetapoints to output two-phase orthogonal vector axis beta
+
+
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE void arm_clarke_q31 (q31_t Ia,
q31_t Ib,
q31_t * pIalpha,
q31_t * pIbeta 
)
+
+
Parameters
+ + + + + +
[in]Iainput three-phase coordinate a
[in]Ibinput three-phase coordinate b
[out]pIalphapoints to output two-phase orthogonal vector axis alpha
[out]pIbetapoints to output two-phase orthogonal vector axis beta
+
+
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 32-bit accumulator. The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. There is saturation on the addition, hence there is no risk of overflow.
+ +

References __QADD().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__clarke.js b/docs/DSP/html/group__clarke.js new file mode 100644 index 0000000..79a9d0e --- /dev/null +++ b/docs/DSP/html/group__clarke.js @@ -0,0 +1,5 @@ +var group__clarke = +[ + [ "arm_clarke_f32", "group__clarke.html#gabbfa27c68837d22f03d6c6259569caa8", null ], + [ "arm_clarke_q31", "group__clarke.html#ga0c69ebd2855ce6d34008eff808881e78", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__cmplx__conj.html b/docs/DSP/html/group__cmplx__conj.html new file mode 100644 index 0000000..81176b7 --- /dev/null +++ b/docs/DSP/html/group__cmplx__conj.html @@ -0,0 +1,284 @@ + + + + + +Complex Conjugate +CMSIS-DSP: Complex Conjugate + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Complex Conjugate
Complex Math Functions
+
+
+ + + + + + + + + + + +

+Functions

void arm_cmplx_conj_f32 (float32_t *pSrc, float32_t *pDst, uint32_t numSamples)
 Floating-point complex conjugate. More...
 
void arm_cmplx_conj_q15 (q15_t *pSrc, q15_t *pDst, uint32_t numSamples)
 Q15 complex conjugate. More...
 
void arm_cmplx_conj_q31 (q31_t *pSrc, q31_t *pDst, uint32_t numSamples)
 Q31 complex conjugate. More...
 
+

Description

+

Conjugates the elements of a complex data vector.

+

The pSrc points to the source data and pDst points to the where the result should be written. numSamples specifies the number of complex samples and the data in each array is stored in an interleaved fashion (real, imag, real, imag, ...). Each array has a total of 2*numSamples values. The underlying algorithm is used:

+
+for(n=0; n<numSamples; n++) {
+    pDst[(2*n)+0)] = pSrc[(2*n)+0];     // real part
+    pDst[(2*n)+1)] = -pSrc[(2*n)+1];    // imag part
+}
+

There are separate functions for floating-point, Q15, and Q31 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cmplx_conj_f32 (float32_t * pSrc,
float32_t * pDst,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
*pSrcpoints to the input vector
*pDstpoints to the output vector
numSamplesnumber of complex samples in each vector
+
+
+
Returns
none.
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cmplx_conj_q15 (q15_t * pSrc,
q15_t * pDst,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
*pSrcpoints to the input vector
*pDstpoints to the output vector
numSamplesnumber of complex samples in each vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. The Q15 value -1 (0x8000) will be saturated to the maximum allowable positive value 0x7FFF.
+ +

References __QASX(), __QSAX(), and __SIMD32.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cmplx_conj_q31 (q31_t * pSrc,
q31_t * pDst,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
*pSrcpoints to the input vector
*pDstpoints to the output vector
numSamplesnumber of complex samples in each vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. The Q31 value -1 (0x80000000) will be saturated to the maximum allowable positive value 0x7FFFFFFF.
+ +

References __QSUB().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__cmplx__conj.js b/docs/DSP/html/group__cmplx__conj.js new file mode 100644 index 0000000..589b391 --- /dev/null +++ b/docs/DSP/html/group__cmplx__conj.js @@ -0,0 +1,6 @@ +var group__cmplx__conj = +[ + [ "arm_cmplx_conj_f32", "group__cmplx__conj.html#ga3a102aead6460ad9fcb0626f6b226ffb", null ], + [ "arm_cmplx_conj_q15", "group__cmplx__conj.html#gaf47689ae07962acaecb8ddde556df4a4", null ], + [ "arm_cmplx_conj_q31", "group__cmplx__conj.html#gafecc94879a383c5208ec3ef99485e4b5", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__cmplx__dot__prod.html b/docs/DSP/html/group__cmplx__dot__prod.html new file mode 100644 index 0000000..e51be96 --- /dev/null +++ b/docs/DSP/html/group__cmplx__dot__prod.html @@ -0,0 +1,325 @@ + + + + + +Complex Dot Product +CMSIS-DSP: Complex Dot Product + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Complex Dot Product
Complex Math Functions
+
+
+ + + + + + + + + + + +

+Functions

void arm_cmplx_dot_prod_f32 (float32_t *pSrcA, float32_t *pSrcB, uint32_t numSamples, float32_t *realResult, float32_t *imagResult)
 Floating-point complex dot product. More...
 
void arm_cmplx_dot_prod_q15 (q15_t *pSrcA, q15_t *pSrcB, uint32_t numSamples, q31_t *realResult, q31_t *imagResult)
 Q15 complex dot product. More...
 
void arm_cmplx_dot_prod_q31 (q31_t *pSrcA, q31_t *pSrcB, uint32_t numSamples, q63_t *realResult, q63_t *imagResult)
 Q31 complex dot product. More...
 
+

Description

+

Computes the dot product of two complex vectors. The vectors are multiplied element-by-element and then summed.

+

The pSrcA points to the first complex input vector and pSrcB points to the second complex input vector. numSamples specifies the number of complex samples and the data in each array is stored in an interleaved fashion (real, imag, real, imag, ...). Each array has a total of 2*numSamples values.

+

The underlying algorithm is used:

+
+realResult=0;
+imagResult=0;
+for(n=0; n<numSamples; n++) {
+    realResult += pSrcA[(2*n)+0]*pSrcB[(2*n)+0] - pSrcA[(2*n)+1]*pSrcB[(2*n)+1];
+    imagResult += pSrcA[(2*n)+0]*pSrcB[(2*n)+1] + pSrcA[(2*n)+1]*pSrcB[(2*n)+0];
+}
+

There are separate functions for floating-point, Q15, and Q31 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cmplx_dot_prod_f32 (float32_t * pSrcA,
float32_t * pSrcB,
uint32_t numSamples,
float32_t * realResult,
float32_t * imagResult 
)
+
+
Parameters
+ + + + + + +
*pSrcApoints to the first input vector
*pSrcBpoints to the second input vector
numSamplesnumber of complex samples in each vector
*realResultreal part of the result returned here
*imagResultimaginary part of the result returned here
+
+
+
Returns
none.
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cmplx_dot_prod_q15 (q15_t * pSrcA,
q15_t * pSrcB,
uint32_t numSamples,
q31_t * realResult,
q31_t * imagResult 
)
+
+
Parameters
+ + + + + + +
*pSrcApoints to the first input vector
*pSrcBpoints to the second input vector
numSamplesnumber of complex samples in each vector
*realResultreal part of the result returned here
*imagResultimaginary part of the result returned here
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 64-bit accumulator. The intermediate 1.15 by 1.15 multiplications are performed with full precision and yield a 2.30 result. These are accumulated in a 64-bit accumulator with 34.30 precision. As a final step, the accumulators are converted to 8.24 format. The return results realResult and imagResult are in 8.24 format.
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cmplx_dot_prod_q31 (q31_t * pSrcA,
q31_t * pSrcB,
uint32_t numSamples,
q63_t * realResult,
q63_t * imagResult 
)
+
+
Parameters
+ + + + + + +
*pSrcApoints to the first input vector
*pSrcBpoints to the second input vector
numSamplesnumber of complex samples in each vector
*realResultreal part of the result returned here
*imagResultimaginary part of the result returned here
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 64-bit accumulator. The intermediate 1.31 by 1.31 multiplications are performed with 64-bit precision and then shifted to 16.48 format. The internal real and imaginary accumulators are in 16.48 format and provide 15 guard bits. Additions are nonsaturating and no overflow will occur as long as numSamples is less than 32768. The return results realResult and imagResult are in 16.48 format. Input down scaling is not required.
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__cmplx__dot__prod.js b/docs/DSP/html/group__cmplx__dot__prod.js new file mode 100644 index 0000000..b85b1a8 --- /dev/null +++ b/docs/DSP/html/group__cmplx__dot__prod.js @@ -0,0 +1,6 @@ +var group__cmplx__dot__prod = +[ + [ "arm_cmplx_dot_prod_f32", "group__cmplx__dot__prod.html#gadcfaf567a25eb641da4043eafb9bb076", null ], + [ "arm_cmplx_dot_prod_q15", "group__cmplx__dot__prod.html#ga2b08b5e8001d2c15204639d00893fc70", null ], + [ "arm_cmplx_dot_prod_q31", "group__cmplx__dot__prod.html#ga5b731a59db062a9ad84562ef68a6c8af", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__cmplx__mag.html b/docs/DSP/html/group__cmplx__mag.html new file mode 100644 index 0000000..167ce95 --- /dev/null +++ b/docs/DSP/html/group__cmplx__mag.html @@ -0,0 +1,287 @@ + + + + + +Complex Magnitude +CMSIS-DSP: Complex Magnitude + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Complex Magnitude
Complex Math Functions
+
+
+ + + + + + + + + + + +

+Functions

void arm_cmplx_mag_f32 (float32_t *pSrc, float32_t *pDst, uint32_t numSamples)
 Floating-point complex magnitude. More...
 
void arm_cmplx_mag_q15 (q15_t *pSrc, q15_t *pDst, uint32_t numSamples)
 Q15 complex magnitude. More...
 
void arm_cmplx_mag_q31 (q31_t *pSrc, q31_t *pDst, uint32_t numSamples)
 Q31 complex magnitude. More...
 
+

Description

+

Computes the magnitude of the elements of a complex data vector.

+

The pSrc points to the source data and pDst points to the where the result should be written. numSamples specifies the number of complex samples in the input array and the data is stored in an interleaved fashion (real, imag, real, imag, ...). The input array has a total of 2*numSamples values; the output array has a total of numSamples values. The underlying algorithm is used:

+
+for(n=0; n<numSamples; n++) {
+    pDst[n] = sqrt(pSrc[(2*n)+0]^2 + pSrc[(2*n)+1]^2);
+}
+

There are separate functions for floating-point, Q15, and Q31 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cmplx_mag_f32 (float32_t * pSrc,
float32_t * pDst,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to complex input buffer
[out]*pDstpoints to real output buffer
[in]numSamplesnumber of complex samples in the input vector
+
+
+
Returns
none.
+ +

References arm_sqrt_f32().

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cmplx_mag_q15 (q15_t * pSrc,
q15_t * pDst,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
*pSrcpoints to the complex input vector
*pDstpoints to the real output vector
numSamplesnumber of complex samples in the input vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function implements 1.15 by 1.15 multiplications and finally output is converted into 2.14 format.
+ +

References __SIMD32, __SMUAD(), and arm_sqrt_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cmplx_mag_q31 (q31_t * pSrc,
q31_t * pDst,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
*pSrcpoints to the complex input vector
*pDstpoints to the real output vector
numSamplesnumber of complex samples in the input vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function implements 1.31 by 1.31 multiplications and finally output is converted into 2.30 format. Input down scaling is not required.
+ +

References arm_sqrt_q31().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__cmplx__mag.js b/docs/DSP/html/group__cmplx__mag.js new file mode 100644 index 0000000..fb76dde --- /dev/null +++ b/docs/DSP/html/group__cmplx__mag.js @@ -0,0 +1,6 @@ +var group__cmplx__mag = +[ + [ "arm_cmplx_mag_f32", "group__cmplx__mag.html#gae45024c497392cde2ae358a76d435213", null ], + [ "arm_cmplx_mag_q15", "group__cmplx__mag.html#ga0a4a8f77a6a51d9b3f3b9d729f85b7a4", null ], + [ "arm_cmplx_mag_q31", "group__cmplx__mag.html#ga14f82f9230e9d96d5b9774e2fefcb7be", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__cmplx__mag__squared.html b/docs/DSP/html/group__cmplx__mag__squared.html new file mode 100644 index 0000000..838b548 --- /dev/null +++ b/docs/DSP/html/group__cmplx__mag__squared.html @@ -0,0 +1,282 @@ + + + + + +Complex Magnitude Squared +CMSIS-DSP: Complex Magnitude Squared + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Complex Magnitude Squared
Complex Math Functions
+
+
+ + + + + + + + + + + +

+Functions

void arm_cmplx_mag_squared_f32 (float32_t *pSrc, float32_t *pDst, uint32_t numSamples)
 Floating-point complex magnitude squared. More...
 
void arm_cmplx_mag_squared_q15 (q15_t *pSrc, q15_t *pDst, uint32_t numSamples)
 Q15 complex magnitude squared. More...
 
void arm_cmplx_mag_squared_q31 (q31_t *pSrc, q31_t *pDst, uint32_t numSamples)
 Q31 complex magnitude squared. More...
 
+

Description

+

Computes the magnitude squared of the elements of a complex data vector.

+

The pSrc points to the source data and pDst points to the where the result should be written. numSamples specifies the number of complex samples in the input array and the data is stored in an interleaved fashion (real, imag, real, imag, ...). The input array has a total of 2*numSamples values; the output array has a total of numSamples values.

+

The underlying algorithm is used:

+
+for(n=0; n<numSamples; n++) {
+    pDst[n] = pSrc[(2*n)+0]^2 + pSrc[(2*n)+1]^2;
+}
+

There are separate functions for floating-point, Q15, and Q31 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cmplx_mag_squared_f32 (float32_t * pSrc,
float32_t * pDst,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the complex input vector
[out]*pDstpoints to the real output vector
[in]numSamplesnumber of complex samples in the input vector
+
+
+
Returns
none.
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cmplx_mag_squared_q15 (q15_t * pSrc,
q15_t * pDst,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
*pSrcpoints to the complex input vector
*pDstpoints to the real output vector
numSamplesnumber of complex samples in the input vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function implements 1.15 by 1.15 multiplications and finally output is converted into 3.13 format.
+ +

References __SIMD32, and __SMUAD().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_cmplx_mag_squared_q31 (q31_t * pSrc,
q31_t * pDst,
uint32_t numSamples 
)
+
+
Parameters
+ + + + +
*pSrcpoints to the complex input vector
*pDstpoints to the real output vector
numSamplesnumber of complex samples in the input vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function implements 1.31 by 1.31 multiplications and finally output is converted into 3.29 format. Input down scaling is not required.
+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__cmplx__mag__squared.js b/docs/DSP/html/group__cmplx__mag__squared.js new file mode 100644 index 0000000..cd69d41 --- /dev/null +++ b/docs/DSP/html/group__cmplx__mag__squared.js @@ -0,0 +1,6 @@ +var group__cmplx__mag__squared = +[ + [ "arm_cmplx_mag_squared_f32", "group__cmplx__mag__squared.html#gaa7faccc0d96b061d8b7d0d7d82045074", null ], + [ "arm_cmplx_mag_squared_q15", "group__cmplx__mag__squared.html#ga45537f576102d960d467eb722b8431f2", null ], + [ "arm_cmplx_mag_squared_q31", "group__cmplx__mag__squared.html#ga384b0538101e8c03fa4fa14271e63b04", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__copy.html b/docs/DSP/html/group__copy.html new file mode 100644 index 0000000..d2c83e0 --- /dev/null +++ b/docs/DSP/html/group__copy.html @@ -0,0 +1,328 @@ + + + + + +Vector Copy +CMSIS-DSP: Vector Copy + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Vector Copy
Support Functions
+
+
+ + + + + + + + + + + + + + +

+Functions

void arm_copy_f32 (float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Copies the elements of a floating-point vector. More...
 
void arm_copy_q15 (q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Copies the elements of a Q15 vector. More...
 
void arm_copy_q31 (q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Copies the elements of a Q31 vector. More...
 
void arm_copy_q7 (q7_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Copies the elements of a Q7 vector. More...
 
+

Description

+

Copies sample by sample from source vector to destination vector.

+
+        pDst[n] = pSrc[n];   0 <= n < blockSize.
+

There are separate functions for floating point, Q31, Q15, and Q7 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_copy_f32 (float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to input vector
[out]*pDstpoints to output vector
[in]blockSizelength of the input vector
+
+
+
Returns
none.
+ +

References blockSize.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_copy_q15 (q15_t * pSrc,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to input vector
[out]*pDstpoints to output vector
[in]blockSizelength of the input vector
+
+
+
Returns
none.
+ +

References __SIMD32, and blockSize.

+ +

Referenced by arm_conv_fast_opt_q15(), arm_conv_opt_q15(), arm_conv_partial_fast_opt_q15(), arm_conv_partial_opt_q15(), arm_correlate_fast_opt_q15(), and arm_correlate_opt_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_copy_q31 (q31_t * pSrc,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to input vector
[out]*pDstpoints to output vector
[in]blockSizelength of the input vector
+
+
+
Returns
none.
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_copy_q7 (q7_t * pSrc,
q7_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to input vector
[out]*pDstpoints to output vector
[in]blockSizelength of the input vector
+
+
+
Returns
none.
+ +

References __SIMD32, and blockSize.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__copy.js b/docs/DSP/html/group__copy.js new file mode 100644 index 0000000..a0c09b0 --- /dev/null +++ b/docs/DSP/html/group__copy.js @@ -0,0 +1,7 @@ +var group__copy = +[ + [ "arm_copy_f32", "group__copy.html#gadd1f737e677e0e6ca31767c7001417b3", null ], + [ "arm_copy_q15", "group__copy.html#ga872ca4cfc18c680b8991ccd569a5fda0", null ], + [ "arm_copy_q31", "group__copy.html#gaddf70be7e3f87e535c324862b501f3f9", null ], + [ "arm_copy_q7", "group__copy.html#ga467579beda492aa92797529d794c88fb", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__cos.html b/docs/DSP/html/group__cos.html new file mode 100644 index 0000000..70ad705 --- /dev/null +++ b/docs/DSP/html/group__cos.html @@ -0,0 +1,235 @@ + + + + + +Cosine +CMSIS-DSP: Cosine + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Cosine
Fast Math Functions
+
+
+ + + + + + + + + + + +

+Functions

float32_t arm_cos_f32 (float32_t x)
 Fast approximation to the trigonometric cosine function for floating-point data. More...
 
q15_t arm_cos_q15 (q15_t x)
 Fast approximation to the trigonometric cosine function for Q15 data. More...
 
q31_t arm_cos_q31 (q31_t x)
 Fast approximation to the trigonometric cosine function for Q31 data. More...
 
+

Description

+

Computes the trigonometric cosine function using a combination of table lookup and linear interpolation. There are separate functions for Q15, Q31, and floating-point data types. The input to the floating-point version is in radians and in the range [0 2*pi) while the fixed-point Q15 and Q31 have a scaled input with the range [0 +0.9999] mapping to [0 2*pi). The fixed-point range is chosen so that a value of 2*pi wraps around to 0.

+

The implementation is based on table lookup using 256 values together with linear interpolation. The steps used are:

+
    +
  1. Calculation of the nearest integer table index
    2. +
  2. Compute the fractional portion (fract) of the table index.
    3. +
  3. The final result equals (1.0f-fract)*a + fract*b;
    4. +
+

where

+
+   b=Table[index+0];
+   c=Table[index+1];
+

Function Documentation

+ +
+
+ + + + + + + + +
float32_t arm_cos_f32 (float32_t x)
+
+
Parameters
+ + +
[in]xinput value in radians.
+
+
+
Returns
cos(x).
+ +

References FAST_MATH_TABLE_SIZE, and sinTable_f32.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + +
q15_t arm_cos_q15 (q15_t x)
+
+
Parameters
+ + +
[in]xScaled input value in radians.
+
+
+
Returns
cos(x).
+

The Q15 input value is in the range [0 +0.9999] and is mapped to a radian value in the range [0 2*pi).

+ +

References FAST_MATH_Q15_SHIFT, and sinTable_q15.

+ +
+
+ +
+
+ + + + + + + + +
q31_t arm_cos_q31 (q31_t x)
+
+
Parameters
+ + +
[in]xScaled input value in radians.
+
+
+
Returns
cos(x).
+

The Q31 input value is in the range [0 +0.9999] and is mapped to a radian value in the range [0 2*pi).

+ +

References FAST_MATH_Q31_SHIFT, and sinTable_q31.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__cos.js b/docs/DSP/html/group__cos.js new file mode 100644 index 0000000..6e72aa5 --- /dev/null +++ b/docs/DSP/html/group__cos.js @@ -0,0 +1,6 @@ +var group__cos = +[ + [ "arm_cos_f32", "group__cos.html#gace15287f9c64b9b4084d1c797d4c49d8", null ], + [ "arm_cos_q15", "group__cos.html#gadfd60c24def501638c0d5db20f4c869b", null ], + [ "arm_cos_q31", "group__cos.html#gad80f121949ef885a77d83ab36e002567", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__dot__prod.html b/docs/DSP/html/group__dot__prod.html new file mode 100644 index 0000000..83395f7 --- /dev/null +++ b/docs/DSP/html/group__dot__prod.html @@ -0,0 +1,360 @@ + + + + + +Vector Dot Product +CMSIS-DSP: Vector Dot Product + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Vector Dot Product
Basic Math Functions
+
+
+ + + + + + + + + + + + + + +

+Functions

void arm_dot_prod_f32 (float32_t *pSrcA, float32_t *pSrcB, uint32_t blockSize, float32_t *result)
 Dot product of floating-point vectors. More...
 
void arm_dot_prod_q15 (q15_t *pSrcA, q15_t *pSrcB, uint32_t blockSize, q63_t *result)
 Dot product of Q15 vectors. More...
 
void arm_dot_prod_q31 (q31_t *pSrcA, q31_t *pSrcB, uint32_t blockSize, q63_t *result)
 Dot product of Q31 vectors. More...
 
void arm_dot_prod_q7 (q7_t *pSrcA, q7_t *pSrcB, uint32_t blockSize, q31_t *result)
 Dot product of Q7 vectors. More...
 
+

Description

+

Computes the dot product of two vectors. The vectors are multiplied element-by-element and then summed.

+
+    sum = pSrcA[0]*pSrcB[0] + pSrcA[1]*pSrcB[1] + ... + pSrcA[blockSize-1]*pSrcB[blockSize-1]
+

There are separate functions for floating-point, Q7, Q15, and Q31 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_dot_prod_f32 (float32_t * pSrcA,
float32_t * pSrcB,
uint32_t blockSize,
float32_t * result 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input vector
[in]*pSrcBpoints to the second input vector
[in]blockSizenumber of samples in each vector
[out]*resultoutput result returned here
+
+
+
Returns
none.
+ +

References blockSize.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_dot_prod_q15 (q15_t * pSrcA,
q15_t * pSrcB,
uint32_t blockSize,
q63_t * result 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input vector
[in]*pSrcBpoints to the second input vector
[in]blockSizenumber of samples in each vector
[out]*resultoutput result returned here
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The intermediate multiplications are in 1.15 x 1.15 = 2.30 format and these results are added to a 64-bit accumulator in 34.30 format. Nonsaturating additions are used and given that there are 33 guard bits in the accumulator there is no risk of overflow. The return result is in 34.30 format.
+ +

References __SIMD32, __SMLALD(), and blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_dot_prod_q31 (q31_t * pSrcA,
q31_t * pSrcB,
uint32_t blockSize,
q63_t * result 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input vector
[in]*pSrcBpoints to the second input vector
[in]blockSizenumber of samples in each vector
[out]*resultoutput result returned here
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The intermediate multiplications are in 1.31 x 1.31 = 2.62 format and these are truncated to 2.48 format by discarding the lower 14 bits. The 2.48 result is then added without saturation to a 64-bit accumulator in 16.48 format. There are 15 guard bits in the accumulator and there is no risk of overflow as long as the length of the vectors is less than 2^16 elements. The return result is in 16.48 format.
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_dot_prod_q7 (q7_t * pSrcA,
q7_t * pSrcB,
uint32_t blockSize,
q31_t * result 
)
+
+
Parameters
+ + + + + +
[in]*pSrcApoints to the first input vector
[in]*pSrcBpoints to the second input vector
[in]blockSizenumber of samples in each vector
[out]*resultoutput result returned here
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The intermediate multiplications are in 1.7 x 1.7 = 2.14 format and these results are added to an accumulator in 18.14 format. Nonsaturating additions are used and there is no danger of wrap around as long as the vectors are less than 2^18 elements long. The return result is in 18.14 format.
+ +

References __SIMD32, __SMLAD(), __SXTB16(), and blockSize.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__dot__prod.js b/docs/DSP/html/group__dot__prod.js new file mode 100644 index 0000000..beb0e56 --- /dev/null +++ b/docs/DSP/html/group__dot__prod.js @@ -0,0 +1,7 @@ +var group__dot__prod = +[ + [ "arm_dot_prod_f32", "group__dot__prod.html#ga55418d4362f6ba84c327f9b4f089a8c3", null ], + [ "arm_dot_prod_q15", "group__dot__prod.html#ga436d5bed28a4b73b24acbde436a3044b", null ], + [ "arm_dot_prod_q31", "group__dot__prod.html#gab15d8fa060fc85b4d948d091b7deaa11", null ], + [ "arm_dot_prod_q7", "group__dot__prod.html#ga9c3293a50ac7ec8ba928bf8e3aaea6c1", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__float__to__x.html b/docs/DSP/html/group__float__to__x.html new file mode 100644 index 0000000..d3a5685 --- /dev/null +++ b/docs/DSP/html/group__float__to__x.html @@ -0,0 +1,297 @@ + + + + + +Convert 32-bit floating point value +CMSIS-DSP: Convert 32-bit floating point value + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Convert 32-bit floating point value
Support Functions
+
+
+ + + + + + + + + + + +

+Functions

void arm_float_to_q15 (float32_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Converts the elements of the floating-point vector to Q15 vector. More...
 
void arm_float_to_q31 (float32_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Converts the elements of the floating-point vector to Q31 vector. More...
 
void arm_float_to_q7 (float32_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Converts the elements of the floating-point vector to Q7 vector. More...
 
+

Description

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q15 (float32_t * pSrc,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the floating-point input vector
[out]*pDstpoints to the Q15 output vector
[in]blockSizelength of the input vector
+
+
+
Returns
none.
+
Description:
+
The equation used for the conversion process is: 
+        pDst[n] = (q15_t)(pSrc[n] * 32768);   0 <= n < blockSize.
+
+
Scaling and Overflow Behavior:
+
The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] will be saturated.
+
Note
In order to apply rounding, the library should be rebuilt with the ROUNDING macro defined in the preprocessor section of project options.
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q31 (float32_t * pSrc,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the floating-point input vector
[out]*pDstpoints to the Q31 output vector
[in]blockSizelength of the input vector
+
+
+
Returns
none.
+
Description:
+
The equation used for the conversion process is:
+
+        pDst[n] = (q31_t)(pSrc[n] * 2147483648);   0 <= n < blockSize.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q31 range[0x80000000 0x7FFFFFFF] will be saturated.
+
Note
In order to apply rounding, the library should be rebuilt with the ROUNDING macro defined in the preprocessor section of project options.
+ +

References blockSize, and clip_q63_to_q31().

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_float_to_q7 (float32_t * pSrc,
q7_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the floating-point input vector
[out]*pDstpoints to the Q7 output vector
[in]blockSizelength of the input vector
+
+
+
Returns
none.
+
Description:
+
The equation used for the conversion process is: 
+        pDst[n] = (q7_t)(pSrc[n] * 128);   0 <= n < blockSize.
+
+
Scaling and Overflow Behavior:
+
The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] will be saturated.
+
Note
In order to apply rounding, the library should be rebuilt with the ROUNDING macro defined in the preprocessor section of project options.
+ +

References blockSize.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__float__to__x.js b/docs/DSP/html/group__float__to__x.js new file mode 100644 index 0000000..c312cd1 --- /dev/null +++ b/docs/DSP/html/group__float__to__x.js @@ -0,0 +1,6 @@ +var group__float__to__x = +[ + [ "arm_float_to_q15", "group__float__to__x.html#ga215456e35a18db86882e1d3f0d24e1f2", null ], + [ "arm_float_to_q31", "group__float__to__x.html#ga177704107f94564e9abe4daaa36f4554", null ], + [ "arm_float_to_q7", "group__float__to__x.html#ga44a393818cdee8dce80f2d66add25411", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__groupCmplxMath.html b/docs/DSP/html/group__groupCmplxMath.html new file mode 100644 index 0000000..daae64f --- /dev/null +++ b/docs/DSP/html/group__groupCmplxMath.html @@ -0,0 +1,148 @@ + + + + + +Complex Math Functions +CMSIS-DSP: Complex Math Functions + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Content
+
+
Complex Math Functions
+
+
+ + + + + + + + + + + + + + +

+Content

 Complex Conjugate
 
 Complex Dot Product
 
 Complex Magnitude
 
 Complex Magnitude Squared
 
 Complex-by-Complex Multiplication
 
 Complex-by-Real Multiplication
 
+

Description

+

This set of functions operates on complex data vectors. The data in the complex arrays is stored in an interleaved fashion (real, imag, real, imag, ...). In the API functions, the number of samples in a complex array refers to the number of complex values; the array contains twice this number of real values.

+
+
+ + + + diff --git a/docs/DSP/html/group__groupCmplxMath.js b/docs/DSP/html/group__groupCmplxMath.js new file mode 100644 index 0000000..2c28b6a --- /dev/null +++ b/docs/DSP/html/group__groupCmplxMath.js @@ -0,0 +1,9 @@ +var group__groupCmplxMath = +[ + [ "Complex Conjugate", "group__cmplx__conj.html", "group__cmplx__conj" ], + [ "Complex Dot Product", "group__cmplx__dot__prod.html", "group__cmplx__dot__prod" ], + [ "Complex Magnitude", "group__cmplx__mag.html", "group__cmplx__mag" ], + [ "Complex Magnitude Squared", "group__cmplx__mag__squared.html", "group__cmplx__mag__squared" ], + [ "Complex-by-Complex Multiplication", "group__CmplxByCmplxMult.html", "group__CmplxByCmplxMult" ], + [ "Complex-by-Real Multiplication", "group__CmplxByRealMult.html", "group__CmplxByRealMult" ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__groupController.html b/docs/DSP/html/group__groupController.html new file mode 100644 index 0000000..f6ab005 --- /dev/null +++ b/docs/DSP/html/group__groupController.html @@ -0,0 +1,147 @@ + + + + + +Controller Functions +CMSIS-DSP: Controller Functions + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Content
+
+
Controller Functions
+
+
+ + + + + + + + + + + + + + +

+Content

 PID Motor Control
 
 Vector Clarke Transform
 
 Vector Inverse Clarke Transform
 
 Vector Park Transform
 
 Vector Inverse Park transform
 
 Sine Cosine
 
+

Description

+
+
+ + + + diff --git a/docs/DSP/html/group__groupController.js b/docs/DSP/html/group__groupController.js new file mode 100644 index 0000000..74e4e3d --- /dev/null +++ b/docs/DSP/html/group__groupController.js @@ -0,0 +1,9 @@ +var group__groupController = +[ + [ "PID Motor Control", "group__PID.html", "group__PID" ], + [ "Vector Clarke Transform", "group__clarke.html", "group__clarke" ], + [ "Vector Inverse Clarke Transform", "group__inv__clarke.html", "group__inv__clarke" ], + [ "Vector Park Transform", "group__park.html", "group__park" ], + [ "Vector Inverse Park transform", "group__inv__park.html", "group__inv__park" ], + [ "Sine Cosine", "group__SinCos.html", "group__SinCos" ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__groupExamples.html b/docs/DSP/html/group__groupExamples.html new file mode 100644 index 0000000..344a45d --- /dev/null +++ b/docs/DSP/html/group__groupExamples.html @@ -0,0 +1,157 @@ + + + + + +Examples +CMSIS-DSP: Examples + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Content
+
+
Examples
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + +

+Content

 Class Marks Example
 
 Convolution Example
 
 Dot Product Example
 
 Frequency Bin Example
 
 FIR Lowpass Filter Example
 
 Graphic Audio Equalizer Example
 
 Linear Interpolate Example
 
 Matrix Example
 
 Signal Convergence Example
 
 SineCosine Example
 
 Variance Example
 
+

Description

+
+
+ + + + diff --git a/docs/DSP/html/group__groupExamples.js b/docs/DSP/html/group__groupExamples.js new file mode 100644 index 0000000..3e7c4a4 --- /dev/null +++ b/docs/DSP/html/group__groupExamples.js @@ -0,0 +1,14 @@ +var group__groupExamples = +[ + [ "Class Marks Example", "group__ClassMarks.html", null ], + [ "Convolution Example", "group__ConvolutionExample.html", null ], + [ "Dot Product Example", "group__DotproductExample.html", null ], + [ "Frequency Bin Example", "group__FrequencyBin.html", null ], + [ "FIR Lowpass Filter Example", "group__FIRLPF.html", null ], + [ "Graphic Audio Equalizer Example", "group__GEQ5Band.html", null ], + [ "Linear Interpolate Example", "group__LinearInterpExample.html", null ], + [ "Matrix Example", "group__MatrixExample.html", null ], + [ "Signal Convergence Example", "group__SignalConvergence.html", null ], + [ "SineCosine Example", "group__SinCosExample.html", null ], + [ "Variance Example", "group__VarianceExample.html", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__groupFastMath.html b/docs/DSP/html/group__groupFastMath.html new file mode 100644 index 0000000..daf808c --- /dev/null +++ b/docs/DSP/html/group__groupFastMath.html @@ -0,0 +1,142 @@ + + + + + +Fast Math Functions +CMSIS-DSP: Fast Math Functions + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Content
+
+
Fast Math Functions
+
+
+ + + + + + + + +

+Content

 Square Root
 
 Cosine
 
 Sine
 
+

Description

+

This set of functions provides a fast approximation to sine, cosine, and square root. As compared to most of the other functions in the CMSIS math library, the fast math functions operate on individual values and not arrays. There are separate functions for Q15, Q31, and floating-point data.

+
+
+ + + + diff --git a/docs/DSP/html/group__groupFastMath.js b/docs/DSP/html/group__groupFastMath.js new file mode 100644 index 0000000..5cbc39f --- /dev/null +++ b/docs/DSP/html/group__groupFastMath.js @@ -0,0 +1,6 @@ +var group__groupFastMath = +[ + [ "Square Root", "group__SQRT.html", "group__SQRT" ], + [ "Cosine", "group__cos.html", "group__cos" ], + [ "Sine", "group__sin.html", "group__sin" ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__groupFilters.html b/docs/DSP/html/group__groupFilters.html new file mode 100644 index 0000000..0d9ea0d --- /dev/null +++ b/docs/DSP/html/group__groupFilters.html @@ -0,0 +1,163 @@ + + + + + +Filtering Functions +CMSIS-DSP: Filtering Functions + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Content
+
+
Filtering Functions
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Content

 High Precision Q31 Biquad Cascade Filter
 
 Biquad Cascade IIR Filters Using Direct Form I Structure
 
 Biquad Cascade IIR Filters Using a Direct Form II Transposed Structure
 
 Convolution
 
 Partial Convolution
 
 Correlation
 
 Finite Impulse Response (FIR) Decimator
 
 Finite Impulse Response (FIR) Filters
 
 Finite Impulse Response (FIR) Lattice Filters
 
 Finite Impulse Response (FIR) Sparse Filters
 
 Infinite Impulse Response (IIR) Lattice Filters
 
 Least Mean Square (LMS) Filters
 
 Normalized LMS Filters
 
 Finite Impulse Response (FIR) Interpolator
 
+

Description

+
+
+ + + + diff --git a/docs/DSP/html/group__groupFilters.js b/docs/DSP/html/group__groupFilters.js new file mode 100644 index 0000000..b0b9056 --- /dev/null +++ b/docs/DSP/html/group__groupFilters.js @@ -0,0 +1,17 @@ +var group__groupFilters = +[ + [ "High Precision Q31 Biquad Cascade Filter", "group__BiquadCascadeDF1__32x64.html", "group__BiquadCascadeDF1__32x64" ], + [ "Biquad Cascade IIR Filters Using Direct Form I Structure", "group__BiquadCascadeDF1.html", "group__BiquadCascadeDF1" ], + [ "Biquad Cascade IIR Filters Using a Direct Form II Transposed Structure", "group__BiquadCascadeDF2T.html", "group__BiquadCascadeDF2T" ], + [ "Convolution", "group__Conv.html", "group__Conv" ], + [ "Partial Convolution", "group__PartialConv.html", "group__PartialConv" ], + [ "Correlation", "group__Corr.html", "group__Corr" ], + [ "Finite Impulse Response (FIR) Decimator", "group__FIR__decimate.html", "group__FIR__decimate" ], + [ "Finite Impulse Response (FIR) Filters", "group__FIR.html", "group__FIR" ], + [ "Finite Impulse Response (FIR) Lattice Filters", "group__FIR__Lattice.html", "group__FIR__Lattice" ], + [ "Finite Impulse Response (FIR) Sparse Filters", "group__FIR__Sparse.html", "group__FIR__Sparse" ], + [ "Infinite Impulse Response (IIR) Lattice Filters", "group__IIR__Lattice.html", "group__IIR__Lattice" ], + [ "Least Mean Square (LMS) Filters", "group__LMS.html", "group__LMS" ], + [ "Normalized LMS Filters", "group__LMS__NORM.html", "group__LMS__NORM" ], + [ "Finite Impulse Response (FIR) Interpolator", "group__FIR__Interpolate.html", "group__FIR__Interpolate" ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__groupInterpolation.html b/docs/DSP/html/group__groupInterpolation.html new file mode 100644 index 0000000..f21bb47 --- /dev/null +++ b/docs/DSP/html/group__groupInterpolation.html @@ -0,0 +1,140 @@ + + + + + +Interpolation Functions +CMSIS-DSP: Interpolation Functions + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Content
+
+
Interpolation Functions
+
+
+ + + + + + +

+Content

 Linear Interpolation
 
 Bilinear Interpolation
 
+

Description

+

These functions perform 1- and 2-dimensional interpolation of data. Linear interpolation is used for 1-dimensional data and bilinear interpolation is used for 2-dimensional data.

+
+
+ + + + diff --git a/docs/DSP/html/group__groupInterpolation.js b/docs/DSP/html/group__groupInterpolation.js new file mode 100644 index 0000000..c09f4d2 --- /dev/null +++ b/docs/DSP/html/group__groupInterpolation.js @@ -0,0 +1,5 @@ +var group__groupInterpolation = +[ + [ "Linear Interpolation", "group__LinearInterpolate.html", "group__LinearInterpolate" ], + [ "Bilinear Interpolation", "group__BilinearInterpolate.html", "group__BilinearInterpolate" ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__groupMath.html b/docs/DSP/html/group__groupMath.html new file mode 100644 index 0000000..b7ef3dd --- /dev/null +++ b/docs/DSP/html/group__groupMath.html @@ -0,0 +1,153 @@ + + + + + +Basic Math Functions +CMSIS-DSP: Basic Math Functions + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Content
+
+
Basic Math Functions
+
+
+ + + + + + + + + + + + + + + + + + + + +

+Content

 Vector Absolute Value
 
 Vector Addition
 
 Vector Dot Product
 
 Vector Multiplication
 
 Vector Negate
 
 Vector Offset
 
 Vector Scale
 
 Vector Shift
 
 Vector Subtraction
 
+

Description

+
+
+ + + + diff --git a/docs/DSP/html/group__groupMath.js b/docs/DSP/html/group__groupMath.js new file mode 100644 index 0000000..a354be2 --- /dev/null +++ b/docs/DSP/html/group__groupMath.js @@ -0,0 +1,12 @@ +var group__groupMath = +[ + [ "Vector Absolute Value", "group__BasicAbs.html", "group__BasicAbs" ], + [ "Vector Addition", "group__BasicAdd.html", "group__BasicAdd" ], + [ "Vector Dot Product", "group__dot__prod.html", "group__dot__prod" ], + [ "Vector Multiplication", "group__BasicMult.html", "group__BasicMult" ], + [ "Vector Negate", "group__negate.html", "group__negate" ], + [ "Vector Offset", "group__offset.html", "group__offset" ], + [ "Vector Scale", "group__scale.html", "group__scale" ], + [ "Vector Shift", "group__shift.html", "group__shift" ], + [ "Vector Subtraction", "group__BasicSub.html", "group__BasicSub" ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__groupMatrix.html b/docs/DSP/html/group__groupMatrix.html new file mode 100644 index 0000000..357135d --- /dev/null +++ b/docs/DSP/html/group__groupMatrix.html @@ -0,0 +1,176 @@ + + + + + +Matrix Functions +CMSIS-DSP: Matrix Functions + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Content
+
+
Matrix Functions
+
+
+ + + + + + + + + + + + + + + + + + +

+Content

 Matrix Addition
 
 Complex Matrix Multiplication
 
 Matrix Initialization
 
 Matrix Inverse
 
 Matrix Multiplication
 
 Matrix Scale
 
 Matrix Subtraction
 
 Matrix Transpose
 
+

Description

+

This set of functions provides basic matrix math operations. The functions operate on matrix data structures. For example, the type definition for the floating-point matrix structure is shown below:

+
+    typedef struct
+    {
+      uint16_t numRows;     // number of rows of the matrix.
+      uint16_t numCols;     // number of columns of the matrix.
+      float32_t *pData;     // points to the data of the matrix.
+    } arm_matrix_instance_f32;
+

There are similar definitions for Q15 and Q31 data types.

+

The structure specifies the size of the matrix and then points to an array of data. The array is of size numRows X numCols and the values are arranged in row order. That is, the matrix element (i, j) is stored at:

+
+    pData[i*numCols + j]
+
Init Functions
There is an associated initialization function for each type of matrix data structure. The initialization function sets the values of the internal structure fields. Refer to the function arm_mat_init_f32(), arm_mat_init_q31() and arm_mat_init_q15() for floating-point, Q31 and Q15 types, respectively.
+
Use of the initialization function is optional. However, if initialization function is used then the instance structure cannot be placed into a const data section. To place the instance structure in a const data section, manually initialize the data structure. For example: 
+arm_matrix_instance_f32 S = {nRows, nColumns, pData};
+arm_matrix_instance_q31 S = {nRows, nColumns, pData};
+arm_matrix_instance_q15 S = {nRows, nColumns, pData};
+
where nRows specifies the number of rows, nColumns specifies the number of columns, and pData points to the data array.
+
Size Checking
By default all of the matrix functions perform size checking on the input and output matrices. For example, the matrix addition function verifies that the two input matrices and the output matrix all have the same number of rows and columns. If the size check fails the functions return: 
+    ARM_MATH_SIZE_MISMATCH
+
Otherwise the functions return 
+    ARM_MATH_SUCCESS
+
There is some overhead associated with this matrix size checking. The matrix size checking is enabled via the #define 
+    ARM_MATH_MATRIX_CHECK
+
within the library project settings. By default this macro is defined and size checking is enabled. By changing the project settings and undefining this macro size checking is eliminated and the functions run a bit faster. With size checking disabled the functions always return ARM_MATH_SUCCESS.
+
+
+ + + + diff --git a/docs/DSP/html/group__groupMatrix.js b/docs/DSP/html/group__groupMatrix.js new file mode 100644 index 0000000..25fa081 --- /dev/null +++ b/docs/DSP/html/group__groupMatrix.js @@ -0,0 +1,11 @@ +var group__groupMatrix = +[ + [ "Matrix Addition", "group__MatrixAdd.html", "group__MatrixAdd" ], + [ "Complex Matrix Multiplication", "group__CmplxMatrixMult.html", "group__CmplxMatrixMult" ], + [ "Matrix Initialization", "group__MatrixInit.html", "group__MatrixInit" ], + [ "Matrix Inverse", "group__MatrixInv.html", "group__MatrixInv" ], + [ "Matrix Multiplication", "group__MatrixMult.html", "group__MatrixMult" ], + [ "Matrix Scale", "group__MatrixScale.html", "group__MatrixScale" ], + [ "Matrix Subtraction", "group__MatrixSub.html", "group__MatrixSub" ], + [ "Matrix Transpose", "group__MatrixTrans.html", "group__MatrixTrans" ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__groupStats.html b/docs/DSP/html/group__groupStats.html new file mode 100644 index 0000000..6db2160 --- /dev/null +++ b/docs/DSP/html/group__groupStats.html @@ -0,0 +1,149 @@ + + + + + +Statistics Functions +CMSIS-DSP: Statistics Functions + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Content
+
+
Statistics Functions
+
+
+ + + + + + + + + + + + + + + + +

+Content

 Maximum
 
 Mean
 
 Minimum
 
 Power
 
 Root mean square (RMS)
 
 Standard deviation
 
 Variance
 
+

Description

+
+
+ + + + diff --git a/docs/DSP/html/group__groupStats.js b/docs/DSP/html/group__groupStats.js new file mode 100644 index 0000000..b77a045 --- /dev/null +++ b/docs/DSP/html/group__groupStats.js @@ -0,0 +1,10 @@ +var group__groupStats = +[ + [ "Maximum", "group__Max.html", "group__Max" ], + [ "Mean", "group__mean.html", "group__mean" ], + [ "Minimum", "group__Min.html", "group__Min" ], + [ "Power", "group__power.html", "group__power" ], + [ "Root mean square (RMS)", "group__RMS.html", "group__RMS" ], + [ "Standard deviation", "group__STD.html", "group__STD" ], + [ "Variance", "group__variance.html", "group__variance" ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__groupSupport.html b/docs/DSP/html/group__groupSupport.html new file mode 100644 index 0000000..ba74c15 --- /dev/null +++ b/docs/DSP/html/group__groupSupport.html @@ -0,0 +1,147 @@ + + + + + +Support Functions +CMSIS-DSP: Support Functions + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Content
+
+
Support Functions
+
+
+ + + + + + + + + + + + + + +

+Content

 Vector Copy
 
 Vector Fill
 
 Convert 32-bit floating point value
 
 Convert 16-bit Integer value
 
 Convert 32-bit Integer value
 
 Convert 8-bit Integer value
 
+

Description

+
+
+ + + + diff --git a/docs/DSP/html/group__groupSupport.js b/docs/DSP/html/group__groupSupport.js new file mode 100644 index 0000000..5f23363 --- /dev/null +++ b/docs/DSP/html/group__groupSupport.js @@ -0,0 +1,9 @@ +var group__groupSupport = +[ + [ "Vector Copy", "group__copy.html", "group__copy" ], + [ "Vector Fill", "group__Fill.html", "group__Fill" ], + [ "Convert 32-bit floating point value", "group__float__to__x.html", "group__float__to__x" ], + [ "Convert 16-bit Integer value", "group__q15__to__x.html", "group__q15__to__x" ], + [ "Convert 32-bit Integer value", "group__q31__to__x.html", "group__q31__to__x" ], + [ "Convert 8-bit Integer value", "group__q7__to__x.html", "group__q7__to__x" ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__groupTransforms.html b/docs/DSP/html/group__groupTransforms.html new file mode 100644 index 0000000..4545be9 --- /dev/null +++ b/docs/DSP/html/group__groupTransforms.html @@ -0,0 +1,141 @@ + + + + + +Transform Functions +CMSIS-DSP: Transform Functions + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Content
+
+
Transform Functions
+
+
+ + + + + + + + +

+Content

 Complex FFT Functions
 
 DCT Type IV Functions
 
 Real FFT Functions
 
+

Description

+
+
+ + + + diff --git a/docs/DSP/html/group__groupTransforms.js b/docs/DSP/html/group__groupTransforms.js new file mode 100644 index 0000000..ca79571 --- /dev/null +++ b/docs/DSP/html/group__groupTransforms.js @@ -0,0 +1,6 @@ +var group__groupTransforms = +[ + [ "Complex FFT Functions", "group__ComplexFFT.html", "group__ComplexFFT" ], + [ "DCT Type IV Functions", "group__DCT4__IDCT4.html", "group__DCT4__IDCT4" ], + [ "Real FFT Functions", "group__RealFFT.html", "group__RealFFT" ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__inv__clarke.html b/docs/DSP/html/group__inv__clarke.html new file mode 100644 index 0000000..3c79799 --- /dev/null +++ b/docs/DSP/html/group__inv__clarke.html @@ -0,0 +1,247 @@ + + + + + +Vector Inverse Clarke Transform +CMSIS-DSP: Vector Inverse Clarke Transform + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Vector Inverse Clarke Transform
Controller Functions
+
+
+ + + + + + + + +

+Functions

CMSIS_INLINE __STATIC_INLINE void arm_inv_clarke_f32 (float32_t Ialpha, float32_t Ibeta, float32_t *pIa, float32_t *pIb)
 Floating-point Inverse Clarke transform. More...
 
CMSIS_INLINE __STATIC_INLINE void arm_inv_clarke_q31 (q31_t Ialpha, q31_t Ibeta, q31_t *pIa, q31_t *pIb)
 Inverse Clarke transform for Q31 version. More...
 
+

Description

+

Inverse Clarke transform converts the two-coordinate time invariant vector into instantaneous stator phases.

+

The function operates on a single sample of data and each call to the function returns the processed output. The library provides separate functions for Q31 and floating-point data types.

+
Algorithm
+clarkeInvFormula.gif +
+ where pIa and pIb are the instantaneous stator phases and Ialpha and Ibeta are the two coordinates of time invariant vector.
+
Fixed-Point Behavior
Care must be taken when using the Q31 version of the Clarke transform. In particular, the overflow and saturation behavior of the accumulator used must be considered. Refer to the function specific documentation below for usage guidelines.
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE void arm_inv_clarke_f32 (float32_t Ialpha,
float32_t Ibeta,
float32_t * pIa,
float32_t * pIb 
)
+
+
Parameters
+ + + + + +
[in]Ialphainput two-phase orthogonal vector axis alpha
[in]Ibetainput two-phase orthogonal vector axis beta
[out]pIapoints to output three-phase coordinate a
[out]pIbpoints to output three-phase coordinate b
+
+
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE void arm_inv_clarke_q31 (q31_t Ialpha,
q31_t Ibeta,
q31_t * pIa,
q31_t * pIb 
)
+
+
Parameters
+ + + + + +
[in]Ialphainput two-phase orthogonal vector axis alpha
[in]Ibetainput two-phase orthogonal vector axis beta
[out]pIapoints to output three-phase coordinate a
[out]pIbpoints to output three-phase coordinate b
+
+
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 32-bit accumulator. The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. There is saturation on the subtraction, hence there is no risk of overflow.
+ +

References __QSUB().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__inv__clarke.js b/docs/DSP/html/group__inv__clarke.js new file mode 100644 index 0000000..61923e6 --- /dev/null +++ b/docs/DSP/html/group__inv__clarke.js @@ -0,0 +1,5 @@ +var group__inv__clarke = +[ + [ "arm_inv_clarke_f32", "group__inv__clarke.html#ga945eb24e625a57c7c3be8a6e655646e3", null ], + [ "arm_inv_clarke_q31", "group__inv__clarke.html#ga50768ebd8b71e8988dbb804cc03a742d", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__inv__park.html b/docs/DSP/html/group__inv__park.html new file mode 100644 index 0000000..1fe1a5e --- /dev/null +++ b/docs/DSP/html/group__inv__park.html @@ -0,0 +1,275 @@ + + + + + +Vector Inverse Park transform +CMSIS-DSP: Vector Inverse Park transform + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Vector Inverse Park transform
Controller Functions
+
+
+ + + + + + + + +

+Functions

CMSIS_INLINE __STATIC_INLINE void arm_inv_park_f32 (float32_t Id, float32_t Iq, float32_t *pIalpha, float32_t *pIbeta, float32_t sinVal, float32_t cosVal)
 Floating-point Inverse Park transform. More...
 
CMSIS_INLINE __STATIC_INLINE void arm_inv_park_q31 (q31_t Id, q31_t Iq, q31_t *pIalpha, q31_t *pIbeta, q31_t sinVal, q31_t cosVal)
 Inverse Park transform for Q31 version. More...
 
+

Description

+

Inverse Park transform converts the input flux and torque components to two-coordinate vector.

+

The function operates on a single sample of data and each call to the function returns the processed output. The library provides separate functions for Q31 and floating-point data types.

+
Algorithm
+parkInvFormula.gif +
+ where pIalpha and pIbeta are the stator vector components, Id and Iq are rotor vector components and cosVal and sinVal are the cosine and sine values of theta (rotor flux position).
+
Fixed-Point Behavior
Care must be taken when using the Q31 version of the Park transform. In particular, the overflow and saturation behavior of the accumulator used must be considered. Refer to the function specific documentation below for usage guidelines.
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE void arm_inv_park_f32 (float32_t Id,
float32_t Iq,
float32_t * pIalpha,
float32_t * pIbeta,
float32_t sinVal,
float32_t cosVal 
)
+
+
Parameters
+ + + + + + + +
[in]Idinput coordinate of rotor reference frame d
[in]Iqinput coordinate of rotor reference frame q
[out]pIalphapoints to output two-phase orthogonal vector axis alpha
[out]pIbetapoints to output two-phase orthogonal vector axis beta
[in]sinValsine value of rotation angle theta
[in]cosValcosine value of rotation angle theta
+
+
+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE void arm_inv_park_q31 (q31_t Id,
q31_t Iq,
q31_t * pIalpha,
q31_t * pIbeta,
q31_t sinVal,
q31_t cosVal 
)
+
+
Parameters
+ + + + + + + +
[in]Idinput coordinate of rotor reference frame d
[in]Iqinput coordinate of rotor reference frame q
[out]pIalphapoints to output two-phase orthogonal vector axis alpha
[out]pIbetapoints to output two-phase orthogonal vector axis beta
[in]sinValsine value of rotation angle theta
[in]cosValcosine value of rotation angle theta
+
+
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 32-bit accumulator. The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. There is saturation on the addition, hence there is no risk of overflow.
+ +

References __QADD(), and __QSUB().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__inv__park.js b/docs/DSP/html/group__inv__park.js new file mode 100644 index 0000000..2d3e83f --- /dev/null +++ b/docs/DSP/html/group__inv__park.js @@ -0,0 +1,5 @@ +var group__inv__park = +[ + [ "arm_inv_park_f32", "group__inv__park.html#ga7ca3a87a0954ed8c9ed5a2e6f1c64f30", null ], + [ "arm_inv_park_q31", "group__inv__park.html#ga6e00d7320aa4a85686716af8b763e08a", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__mean.html b/docs/DSP/html/group__mean.html new file mode 100644 index 0000000..07b2ebd --- /dev/null +++ b/docs/DSP/html/group__mean.html @@ -0,0 +1,332 @@ + + + + + +Mean +CMSIS-DSP: Mean + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Mean
Statistics Functions
+
+
+ + + + + + + + + + + + + + +

+Functions

void arm_mean_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult)
 Mean value of a floating-point vector. More...
 
void arm_mean_q15 (q15_t *pSrc, uint32_t blockSize, q15_t *pResult)
 Mean value of a Q15 vector. More...
 
void arm_mean_q31 (q31_t *pSrc, uint32_t blockSize, q31_t *pResult)
 Mean value of a Q31 vector. More...
 
void arm_mean_q7 (q7_t *pSrc, uint32_t blockSize, q7_t *pResult)
 Mean value of a Q7 vector. More...
 
+

Description

+

Calculates the mean of the input vector. Mean is defined as the average of the elements in the vector. The underlying algorithm is used:

+
+        Result = (pSrc[0] + pSrc[1] + pSrc[2] + ... + pSrc[blockSize-1]) / blockSize;
+

There are separate functions for floating-point, Q31, Q15, and Q7 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_mean_f32 (float32_t * pSrc,
uint32_t blockSize,
float32_t * pResult 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultmean value returned here
+
+
+
Returns
none.
+ +

References blockSize.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_mean_q15 (q15_t * pSrc,
uint32_t blockSize,
q15_t * pResult 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultmean value returned here
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 32-bit internal accumulator. The input is represented in 1.15 format and is accumulated in a 32-bit accumulator in 17.15 format. There is no risk of internal overflow with this approach, and the full precision of intermediate result is preserved. Finally, the accumulator is saturated and truncated to yield a result of 1.15 format.
+ +

References __SIMD32, and blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_mean_q31 (q31_t * pSrc,
uint32_t blockSize,
q31_t * pResult 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultmean value returned here
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 64-bit internal accumulator. The input is represented in 1.31 format and is accumulated in a 64-bit accumulator in 33.31 format. There is no risk of internal overflow with this approach, and the full precision of intermediate result is preserved. Finally, the accumulator is truncated to yield a result of 1.31 format.
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_mean_q7 (q7_t * pSrc,
uint32_t blockSize,
q7_t * pResult 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultmean value returned here
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 32-bit internal accumulator. The input is represented in 1.7 format and is accumulated in a 32-bit accumulator in 25.7 format. There is no risk of internal overflow with this approach, and the full precision of intermediate result is preserved. Finally, the accumulator is truncated to yield a result of 1.7 format.
+ +

References __SIMD32, and blockSize.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__mean.js b/docs/DSP/html/group__mean.js new file mode 100644 index 0000000..89c0ce0 --- /dev/null +++ b/docs/DSP/html/group__mean.js @@ -0,0 +1,7 @@ +var group__mean = +[ + [ "arm_mean_f32", "group__mean.html#ga74ce08c49ab61e57bd50c3a0ca1fdb2b", null ], + [ "arm_mean_q15", "group__mean.html#gac882495d5f098819fd3939c1ef7795b3", null ], + [ "arm_mean_q31", "group__mean.html#gacf2526d8c2d75e486e8f0b0e31877ad0", null ], + [ "arm_mean_q7", "group__mean.html#gaebc707ee539020357c25da4c75b52eb7", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__negate.html b/docs/DSP/html/group__negate.html new file mode 100644 index 0000000..ba026a0 --- /dev/null +++ b/docs/DSP/html/group__negate.html @@ -0,0 +1,331 @@ + + + + + +Vector Negate +CMSIS-DSP: Vector Negate + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Vector Negate
Basic Math Functions
+
+
+ + + + + + + + + + + + + + +

+Functions

void arm_negate_f32 (float32_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Negates the elements of a floating-point vector. More...
 
void arm_negate_q15 (q15_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Negates the elements of a Q15 vector. More...
 
void arm_negate_q31 (q31_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Negates the elements of a Q31 vector. More...
 
void arm_negate_q7 (q7_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Negates the elements of a Q7 vector. More...
 
+

Description

+

Negates the elements of a vector.

+
+    pDst[n] = -pSrc[n],   0 <= n < blockSize.
+

The functions support in-place computation allowing the source and destination pointers to reference the same memory buffer. There are separate functions for floating-point, Q7, Q15, and Q31 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_negate_f32 (float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input vector
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in the vector
+
+
+
Returns
none.
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_negate_q15 (q15_t * pSrc,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input vector
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in the vector
+
+
+
Returns
none.
+
Conditions for optimum performance
Input and output buffers should be aligned by 32-bit
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. The Q15 value -1 (0x8000) will be saturated to the maximum allowable positive value 0x7FFF.
+ +

References __QSUB16(), _SIMD32_OFFSET, and blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_negate_q31 (q31_t * pSrc,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input vector
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in the vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. The Q31 value -1 (0x80000000) will be saturated to the maximum allowable positive value 0x7FFFFFFF.
+ +

References __QSUB(), and blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_negate_q7 (q7_t * pSrc,
q7_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input vector
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in the vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. The Q7 value -1 (0x80) will be saturated to the maximum allowable positive value 0x7F.
+ +

References __QSUB8(), __SIMD32, and blockSize.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__negate.js b/docs/DSP/html/group__negate.js new file mode 100644 index 0000000..636b4ed --- /dev/null +++ b/docs/DSP/html/group__negate.js @@ -0,0 +1,7 @@ +var group__negate = +[ + [ "arm_negate_f32", "group__negate.html#ga2e169c4de6cc6e3ba4be9473531e6657", null ], + [ "arm_negate_q15", "group__negate.html#ga0239a833d72cf00290b9723c394e5042", null ], + [ "arm_negate_q31", "group__negate.html#ga2784c6887686a73dc7c364e2e41c776c", null ], + [ "arm_negate_q7", "group__negate.html#gaae78fc079a43bdaa3055f9b32e2a1f4c", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__offset.html b/docs/DSP/html/group__offset.html new file mode 100644 index 0000000..32b0626 --- /dev/null +++ b/docs/DSP/html/group__offset.html @@ -0,0 +1,358 @@ + + + + + +Vector Offset +CMSIS-DSP: Vector Offset + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Vector Offset
Basic Math Functions
+
+
+ + + + + + + + + + + + + + +

+Functions

void arm_offset_f32 (float32_t *pSrc, float32_t offset, float32_t *pDst, uint32_t blockSize)
 Adds a constant offset to a floating-point vector. More...
 
void arm_offset_q15 (q15_t *pSrc, q15_t offset, q15_t *pDst, uint32_t blockSize)
 Adds a constant offset to a Q15 vector. More...
 
void arm_offset_q31 (q31_t *pSrc, q31_t offset, q31_t *pDst, uint32_t blockSize)
 Adds a constant offset to a Q31 vector. More...
 
void arm_offset_q7 (q7_t *pSrc, q7_t offset, q7_t *pDst, uint32_t blockSize)
 Adds a constant offset to a Q7 vector. More...
 
+

Description

+

Adds a constant offset to each element of a vector.

+
+    pDst[n] = pSrc[n] + offset,   0 <= n < blockSize.
+

The functions support in-place computation allowing the source and destination pointers to reference the same memory buffer. There are separate functions for floating-point, Q7, Q15, and Q31 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_offset_f32 (float32_t * pSrc,
float32_t offset,
float32_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcpoints to the input vector
[in]offsetis the offset to be added
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in the vector
+
+
+
Returns
none.
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_offset_q15 (q15_t * pSrc,
q15_t offset,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcpoints to the input vector
[in]offsetis the offset to be added
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in the vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.
+ +

References __PKHBT, __QADD16(), __SIMD32, and blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_offset_q31 (q31_t * pSrc,
q31_t offset,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcpoints to the input vector
[in]offsetis the offset to be added
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in the vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] are saturated.
+ +

References __QADD(), blockSize, and clip_q63_to_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_offset_q7 (q7_t * pSrc,
q7_t offset,
q7_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcpoints to the input vector
[in]offsetis the offset to be added
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in the vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x80 0x7F] are saturated.
+ +

References __PACKq7, __QADD8(), __SIMD32, and blockSize.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__offset.js b/docs/DSP/html/group__offset.js new file mode 100644 index 0000000..1c48653 --- /dev/null +++ b/docs/DSP/html/group__offset.js @@ -0,0 +1,7 @@ +var group__offset = +[ + [ "arm_offset_f32", "group__offset.html#ga989dfae15235799d82f62ef9d356abb4", null ], + [ "arm_offset_q15", "group__offset.html#gab4c1d2391b599549e5a06fdfbc2747bf", null ], + [ "arm_offset_q31", "group__offset.html#gac84ec42cbbebc5c197a87d0221819acf", null ], + [ "arm_offset_q7", "group__offset.html#ga00bd9cc17c5bf905e76c91ad50886393", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__park.html b/docs/DSP/html/group__park.html new file mode 100644 index 0000000..e8330b5 --- /dev/null +++ b/docs/DSP/html/group__park.html @@ -0,0 +1,280 @@ + + + + + +Vector Park Transform +CMSIS-DSP: Vector Park Transform + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Vector Park Transform
Controller Functions
+
+
+ + + + + + + + +

+Functions

CMSIS_INLINE __STATIC_INLINE void arm_park_f32 (float32_t Ialpha, float32_t Ibeta, float32_t *pId, float32_t *pIq, float32_t sinVal, float32_t cosVal)
 Floating-point Park transform. More...
 
CMSIS_INLINE __STATIC_INLINE void arm_park_q31 (q31_t Ialpha, q31_t Ibeta, q31_t *pId, q31_t *pIq, q31_t sinVal, q31_t cosVal)
 Park transform for Q31 version. More...
 
+

Description

+

Forward Park transform converts the input two-coordinate vector to flux and torque components. The Park transform can be used to realize the transformation of the Ialpha and the Ibeta currents from the stationary to the moving reference frame and control the spatial relationship between the stator vector current and rotor flux vector. If we consider the d axis aligned with the rotor flux, the diagram below shows the current vector and the relationship from the two reference frames:

+
+park.gif +
+Stator current space vector and its component in (a,b) and in the d,q rotating reference frame
+

The function operates on a single sample of data and each call to the function returns the processed output. The library provides separate functions for Q31 and floating-point data types.

+
Algorithm
+parkFormula.gif +
+ where Ialpha and Ibeta are the stator vector components, pId and pIq are rotor vector components and cosVal and sinVal are the cosine and sine values of theta (rotor flux position).
+
Fixed-Point Behavior
Care must be taken when using the Q31 version of the Park transform. In particular, the overflow and saturation behavior of the accumulator used must be considered. Refer to the function specific documentation below for usage guidelines.
+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE void arm_park_f32 (float32_t Ialpha,
float32_t Ibeta,
float32_t * pId,
float32_t * pIq,
float32_t sinVal,
float32_t cosVal 
)
+
+
Parameters
+ + + + + + + +
[in]Ialphainput two-phase vector coordinate alpha
[in]Ibetainput two-phase vector coordinate beta
[out]pIdpoints to output rotor reference frame d
[out]pIqpoints to output rotor reference frame q
[in]sinValsine value of rotation angle theta
[in]cosValcosine value of rotation angle theta
+
+
+

The function implements the forward Park transform.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
CMSIS_INLINE __STATIC_INLINE void arm_park_q31 (q31_t Ialpha,
q31_t Ibeta,
q31_t * pId,
q31_t * pIq,
q31_t sinVal,
q31_t cosVal 
)
+
+
Parameters
+ + + + + + + +
[in]Ialphainput two-phase vector coordinate alpha
[in]Ibetainput two-phase vector coordinate beta
[out]pIdpoints to output rotor reference frame d
[out]pIqpoints to output rotor reference frame q
[in]sinValsine value of rotation angle theta
[in]cosValcosine value of rotation angle theta
+
+
+

Scaling and Overflow Behavior:

+
The function is implemented using an internal 32-bit accumulator. The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. There is saturation on the addition and subtraction, hence there is no risk of overflow.
+ +

References __QADD(), and __QSUB().

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__park.js b/docs/DSP/html/group__park.js new file mode 100644 index 0000000..39c4f81 --- /dev/null +++ b/docs/DSP/html/group__park.js @@ -0,0 +1,5 @@ +var group__park = +[ + [ "arm_park_f32", "group__park.html#gae24bf07174d3b8dddcf30d8c8d8e7fbb", null ], + [ "arm_park_q31", "group__park.html#ga5630ed3715091f2795ee10df34672523", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__power.html b/docs/DSP/html/group__power.html new file mode 100644 index 0000000..da0412d --- /dev/null +++ b/docs/DSP/html/group__power.html @@ -0,0 +1,330 @@ + + + + + +Power +CMSIS-DSP: Power + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Power
Statistics Functions
+
+
+ + + + + + + + + + + + + + +

+Functions

void arm_power_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult)
 Sum of the squares of the elements of a floating-point vector. More...
 
void arm_power_q15 (q15_t *pSrc, uint32_t blockSize, q63_t *pResult)
 Sum of the squares of the elements of a Q15 vector. More...
 
void arm_power_q31 (q31_t *pSrc, uint32_t blockSize, q63_t *pResult)
 Sum of the squares of the elements of a Q31 vector. More...
 
void arm_power_q7 (q7_t *pSrc, uint32_t blockSize, q31_t *pResult)
 Sum of the squares of the elements of a Q7 vector. More...
 
+

Description

+

Calculates the sum of the squares of the elements in the input vector. The underlying algorithm is used:

+
+        Result = pSrc[0] * pSrc[0] + pSrc[1] * pSrc[1] + pSrc[2] * pSrc[2] + ... + pSrc[blockSize-1] * pSrc[blockSize-1];
+

There are separate functions for floating point, Q31, Q15, and Q7 data types.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_power_f32 (float32_t * pSrc,
uint32_t blockSize,
float32_t * pResult 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultsum of the squares value returned here
+
+
+
Returns
none.
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_power_q15 (q15_t * pSrc,
uint32_t blockSize,
q63_t * pResult 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultsum of the squares value returned here
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 64-bit internal accumulator. The input is represented in 1.15 format. Intermediate multiplication yields a 2.30 format, and this result is added without saturation to a 64-bit accumulator in 34.30 format. With 33 guard bits in the accumulator, there is no risk of overflow, and the full precision of the intermediate multiplication is preserved. Finally, the return result is in 34.30 format.
+ +

References __SIMD32, __SMLALD(), and blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_power_q31 (q31_t * pSrc,
uint32_t blockSize,
q63_t * pResult 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultsum of the squares value returned here
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 64-bit internal accumulator. The input is represented in 1.31 format. Intermediate multiplication yields a 2.62 format, and this result is truncated to 2.48 format by discarding the lower 14 bits. The 2.48 result is then added without saturation to a 64-bit accumulator in 16.48 format. With 15 guard bits in the accumulator, there is no risk of overflow, and the full precision of the intermediate multiplication is preserved. Finally, the return result is in 16.48 format.
+ +

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_power_q7 (q7_t * pSrc,
uint32_t blockSize,
q31_t * pResult 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the input vector
[in]blockSizelength of the input vector
[out]*pResultsum of the squares value returned here
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function is implemented using a 32-bit internal accumulator. The input is represented in 1.7 format. Intermediate multiplication yields a 2.14 format, and this result is added without saturation to an accumulator in 18.14 format. With 17 guard bits in the accumulator, there is no risk of overflow, and the full precision of the intermediate multiplication is preserved. Finally, the return result is in 18.14 format.
+ +

References __SIMD32, __SMLAD(), __SXTB16(), and blockSize.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__power.js b/docs/DSP/html/group__power.js new file mode 100644 index 0000000..fd7010b --- /dev/null +++ b/docs/DSP/html/group__power.js @@ -0,0 +1,7 @@ +var group__power = +[ + [ "arm_power_f32", "group__power.html#ga993c00dd7f661d66bdb6e58426e893aa", null ], + [ "arm_power_q15", "group__power.html#ga7050c04b7515e01a75c38f1abbaf71ba", null ], + [ "arm_power_q31", "group__power.html#ga0b93d31bb5b5ed214c2b94d8a7744cd2", null ], + [ "arm_power_q7", "group__power.html#gaf969c85c5655e3d72d7b99ff188f92c9", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__q15__to__x.html b/docs/DSP/html/group__q15__to__x.html new file mode 100644 index 0000000..5f8efd2 --- /dev/null +++ b/docs/DSP/html/group__q15__to__x.html @@ -0,0 +1,286 @@ + + + + + +Convert 16-bit Integer value +CMSIS-DSP: Convert 16-bit Integer value + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Convert 16-bit Integer value
Support Functions
+
+
+ + + + + + + + + + + +

+Functions

void arm_q15_to_float (q15_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Converts the elements of the Q15 vector to floating-point vector. More...
 
void arm_q15_to_q31 (q15_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Converts the elements of the Q15 vector to Q31 vector. More...
 
void arm_q15_to_q7 (q15_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Converts the elements of the Q15 vector to Q7 vector. More...
 
+

Description

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_q15_to_float (q15_t * pSrc,
float32_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the Q15 input vector
[out]*pDstpoints to the floating-point output vector
[in]blockSizelength of the input vector
+
+
+
Returns
none.
+
Description:
+

The equation used for the conversion process is:

+
+        pDst[n] = (float32_t) pSrc[n] / 32768;   0 <= n < blockSize.
+
+

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_q15_to_q31 (q15_t * pSrc,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the Q15 input vector
[out]*pDstpoints to the Q31 output vector
[in]blockSizelength of the input vector
+
+
+
Returns
none.
+
Description:
+

The equation used for the conversion process is:

+
+        pDst[n] = (q31_t) pSrc[n] << 16;   0 <= n < blockSize.
+
+

References __SIMD32, and blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_q15_to_q7 (q15_t * pSrc,
q7_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the Q15 input vector
[out]*pDstpoints to the Q7 output vector
[in]blockSizelength of the input vector
+
+
+
Returns
none.
+
Description:
+

The equation used for the conversion process is:

+
+        pDst[n] = (q7_t) pSrc[n] >> 8;   0 <= n < blockSize.
+
+

References __PKHBT, __PKHTB, __SIMD32, and blockSize.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__q15__to__x.js b/docs/DSP/html/group__q15__to__x.js new file mode 100644 index 0000000..776d6fc --- /dev/null +++ b/docs/DSP/html/group__q15__to__x.js @@ -0,0 +1,6 @@ +var group__q15__to__x = +[ + [ "arm_q15_to_float", "group__q15__to__x.html#gaf8b0d2324de273fc430b0e61ad4e9eb2", null ], + [ "arm_q15_to_q31", "group__q15__to__x.html#ga7ba2d87366990ad5380439e2b4a4c0a5", null ], + [ "arm_q15_to_q7", "group__q15__to__x.html#ga8fb31855ff8cce09c2ec9308f48ded69", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__q31__to__x.html b/docs/DSP/html/group__q31__to__x.html new file mode 100644 index 0000000..a08d6ea --- /dev/null +++ b/docs/DSP/html/group__q31__to__x.html @@ -0,0 +1,288 @@ + + + + + +Convert 32-bit Integer value +CMSIS-DSP: Convert 32-bit Integer value + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Convert 32-bit Integer value
Support Functions
+
+
+ + + + + + + + + + + +

+Functions

void arm_q31_to_float (q31_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Converts the elements of the Q31 vector to floating-point vector. More...
 
void arm_q31_to_q15 (q31_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Converts the elements of the Q31 vector to Q15 vector. More...
 
void arm_q31_to_q7 (q31_t *pSrc, q7_t *pDst, uint32_t blockSize)
 Converts the elements of the Q31 vector to Q7 vector. More...
 
+

Description

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_q31_to_float (q31_t * pSrc,
float32_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the Q31 input vector
[out]*pDstpoints to the floating-point output vector
[in]blockSizelength of the input vector
+
+
+
Returns
none.
+
Description:
+

The equation used for the conversion process is:

+
+        pDst[n] = (float32_t) pSrc[n] / 2147483648;   0 <= n < blockSize.
+
+

References blockSize.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_q31_to_q15 (q31_t * pSrc,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the Q31 input vector
[out]*pDstpoints to the Q15 output vector
[in]blockSizelength of the input vector
+
+
+
Returns
none.
+
Description:
+

The equation used for the conversion process is:

+
+        pDst[n] = (q15_t) pSrc[n] >> 16;   0 <= n < blockSize.
+
+

References __PKHTB, __SIMD32, and blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_q31_to_q7 (q31_t * pSrc,
q7_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the Q31 input vector
[out]*pDstpoints to the Q7 output vector
[in]blockSizelength of the input vector
+
+
+
Returns
none.
+
Description:
+

The equation used for the conversion process is:

+
+        pDst[n] = (q7_t) pSrc[n] >> 24;   0 <= n < blockSize.
+
+

References __PACKq7, __SIMD32, and blockSize.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__q31__to__x.js b/docs/DSP/html/group__q31__to__x.js new file mode 100644 index 0000000..96ff84d --- /dev/null +++ b/docs/DSP/html/group__q31__to__x.js @@ -0,0 +1,6 @@ +var group__q31__to__x = +[ + [ "arm_q31_to_float", "group__q31__to__x.html#gacf407b007a37da18e99dabd9023c56b4", null ], + [ "arm_q31_to_q15", "group__q31__to__x.html#ga901dede4661365c9e7c630d3eb31c32c", null ], + [ "arm_q31_to_q7", "group__q31__to__x.html#ga7f297d1a7d776805395095fdb24a8071", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__q7__to__x.html b/docs/DSP/html/group__q7__to__x.html new file mode 100644 index 0000000..f96ee5a --- /dev/null +++ b/docs/DSP/html/group__q7__to__x.html @@ -0,0 +1,286 @@ + + + + + +Convert 8-bit Integer value +CMSIS-DSP: Convert 8-bit Integer value + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Convert 8-bit Integer value
Support Functions
+
+
+ + + + + + + + + + + +

+Functions

void arm_q7_to_float (q7_t *pSrc, float32_t *pDst, uint32_t blockSize)
 Converts the elements of the Q7 vector to floating-point vector. More...
 
void arm_q7_to_q15 (q7_t *pSrc, q15_t *pDst, uint32_t blockSize)
 Converts the elements of the Q7 vector to Q15 vector. More...
 
void arm_q7_to_q31 (q7_t *pSrc, q31_t *pDst, uint32_t blockSize)
 Converts the elements of the Q7 vector to Q31 vector. More...
 
+

Description

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_q7_to_float (q7_t * pSrc,
float32_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the Q7 input vector
[out]*pDstpoints to the floating-point output vector
[in]blockSizelength of the input vector
+
+
+
Returns
none.
+
Description:
+

The equation used for the conversion process is:

+
+        pDst[n] = (float32_t) pSrc[n] / 128;   0 <= n < blockSize.
+
+

References blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_q7_to_q15 (q7_t * pSrc,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the Q7 input vector
[out]*pDstpoints to the Q15 output vector
[in]blockSizelength of the input vector
+
+
+
Returns
none.
+
Description:
+

The equation used for the conversion process is:

+
+        pDst[n] = (q15_t) pSrc[n] << 8;   0 <= n < blockSize.
+
+

References __PKHBT, __PKHTB, __SIMD32, __SXTB16(), and blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + +
void arm_q7_to_q31 (q7_t * pSrc,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + +
[in]*pSrcpoints to the Q7 input vector
[out]*pDstpoints to the Q31 output vector
[in]blockSizelength of the input vector
+
+
+
Returns
none.
+
Description:
+

The equation used for the conversion process is:

+
+        pDst[n] = (q31_t) pSrc[n] << 24;   0 <= n < blockSize.
+
+

References __SIMD32, and blockSize.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__q7__to__x.js b/docs/DSP/html/group__q7__to__x.js new file mode 100644 index 0000000..41345e1 --- /dev/null +++ b/docs/DSP/html/group__q7__to__x.js @@ -0,0 +1,6 @@ +var group__q7__to__x = +[ + [ "arm_q7_to_float", "group__q7__to__x.html#ga656620f957b65512ed83db03fd455ec5", null ], + [ "arm_q7_to_q15", "group__q7__to__x.html#gabc02597fc3f01033daf43ec0547a2f78", null ], + [ "arm_q7_to_q31", "group__q7__to__x.html#gad8958cd3cb7f521466168b46a25b7908", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__scale.html b/docs/DSP/html/group__scale.html new file mode 100644 index 0000000..87962e4 --- /dev/null +++ b/docs/DSP/html/group__scale.html @@ -0,0 +1,389 @@ + + + + + +Vector Scale +CMSIS-DSP: Vector Scale + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Vector Scale
Basic Math Functions
+
+
+ + + + + + + + + + + + + + +

+Functions

void arm_scale_f32 (float32_t *pSrc, float32_t scale, float32_t *pDst, uint32_t blockSize)
 Multiplies a floating-point vector by a scalar. More...
 
void arm_scale_q15 (q15_t *pSrc, q15_t scaleFract, int8_t shift, q15_t *pDst, uint32_t blockSize)
 Multiplies a Q15 vector by a scalar. More...
 
void arm_scale_q31 (q31_t *pSrc, q31_t scaleFract, int8_t shift, q31_t *pDst, uint32_t blockSize)
 Multiplies a Q31 vector by a scalar. More...
 
void arm_scale_q7 (q7_t *pSrc, q7_t scaleFract, int8_t shift, q7_t *pDst, uint32_t blockSize)
 Multiplies a Q7 vector by a scalar. More...
 
+

Description

+

Multiply a vector by a scalar value. For floating-point data, the algorithm used is:

+
+    pDst[n] = pSrc[n] * scale,   0 <= n < blockSize.
+

In the fixed-point Q7, Q15, and Q31 functions, scale is represented by a fractional multiplication scaleFract and an arithmetic shift shift. The shift allows the gain of the scaling operation to exceed 1.0. The algorithm used with fixed-point data is:

+
+    pDst[n] = (pSrc[n] * scaleFract) << shift,   0 <= n < blockSize.
+

The overall scale factor applied to the fixed-point data is

+
+    scale = scaleFract * 2^shift.
+

The functions support in-place computation allowing the source and destination pointers to reference the same memory buffer.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_scale_f32 (float32_t * pSrc,
float32_t scale,
float32_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcpoints to the input vector
[in]scalescale factor to be applied
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in the vector
+
+
+
Returns
none.
+ +

References blockSize.

+ +

Referenced by arm_dct4_f32(), and main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_scale_q15 (q15_t * pSrc,
q15_t scaleFract,
int8_t shift,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + +
[in]*pSrcpoints to the input vector
[in]scaleFractfractional portion of the scale value
[in]shiftnumber of bits to shift the result by
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in the vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The input data *pSrc and scaleFract are in 1.15 format. These are multiplied to yield a 2.30 intermediate result and this is shifted with saturation to 1.15 format.
+ +

References __PKHBT, __SIMD32, and blockSize.

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_scale_q31 (q31_t * pSrc,
q31_t scaleFract,
int8_t shift,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + +
[in]*pSrcpoints to the input vector
[in]scaleFractfractional portion of the scale value
[in]shiftnumber of bits to shift the result by
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in the vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The input data *pSrc and scaleFract are in 1.31 format. These are multiplied to yield a 2.62 intermediate result and this is shifted with saturation to 1.31 format.
+ +

References blockSize.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_scale_q7 (q7_t * pSrc,
q7_t scaleFract,
int8_t shift,
q7_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + + +
[in]*pSrcpoints to the input vector
[in]scaleFractfractional portion of the scale value
[in]shiftnumber of bits to shift the result by
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in the vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The input data *pSrc and scaleFract are in 1.7 format. These are multiplied to yield a 2.14 intermediate result and this is shifted with saturation to 1.7 format.
+ +

References __PACKq7, __SIMD32, and blockSize.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__scale.js b/docs/DSP/html/group__scale.js new file mode 100644 index 0000000..c2c8733 --- /dev/null +++ b/docs/DSP/html/group__scale.js @@ -0,0 +1,7 @@ +var group__scale = +[ + [ "arm_scale_f32", "group__scale.html#ga3487af88b112f682ee90589cd419e123", null ], + [ "arm_scale_q15", "group__scale.html#gafaac0e1927daffeb68a42719b53ea780", null ], + [ "arm_scale_q31", "group__scale.html#ga83e36cd82bf51ce35406a199e477d47c", null ], + [ "arm_scale_q7", "group__scale.html#gabc9fd3d37904c58df56492b351d21fb0", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__shift.html b/docs/DSP/html/group__shift.html new file mode 100644 index 0000000..24c6466 --- /dev/null +++ b/docs/DSP/html/group__shift.html @@ -0,0 +1,311 @@ + + + + + +Vector Shift +CMSIS-DSP: Vector Shift + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Vector Shift
Basic Math Functions
+
+
+ + + + + + + + + + + +

+Functions

void arm_shift_q15 (q15_t *pSrc, int8_t shiftBits, q15_t *pDst, uint32_t blockSize)
 Shifts the elements of a Q15 vector a specified number of bits. More...
 
void arm_shift_q31 (q31_t *pSrc, int8_t shiftBits, q31_t *pDst, uint32_t blockSize)
 Shifts the elements of a Q31 vector a specified number of bits. More...
 
void arm_shift_q7 (q7_t *pSrc, int8_t shiftBits, q7_t *pDst, uint32_t blockSize)
 Shifts the elements of a Q7 vector a specified number of bits. More...
 
+

Description

+

Shifts the elements of a fixed-point vector by a specified number of bits. There are separate functions for Q7, Q15, and Q31 data types. The underlying algorithm used is:

+
+    pDst[n] = pSrc[n] << shift,   0 <= n < blockSize.
+

If shift is positive then the elements of the vector are shifted to the left. If shift is negative then the elements of the vector are shifted to the right.

+

The functions support in-place computation allowing the source and destination pointers to reference the same memory buffer.

+

Function Documentation

+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_shift_q15 (q15_t * pSrc,
int8_t shiftBits,
q15_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcpoints to the input vector
[in]shiftBitsnumber of bits to shift. A positive value shifts left; a negative value shifts right.
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in the vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q15 range [0x8000 0x7FFF] will be saturated.
+ +

References __PKHBT, __SIMD32, and blockSize.

+ +

Referenced by arm_dct4_q15().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_shift_q31 (q31_t * pSrc,
int8_t shiftBits,
q31_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcpoints to the input vector
[in]shiftBitsnumber of bits to shift. A positive value shifts left; a negative value shifts right.
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in the vector
+
+
+
Returns
none.
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] will be saturated.
+ +

References blockSize, and clip_q63_to_q31().

+ +

Referenced by arm_dct4_q31().

+ +
+
+ +
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
void arm_shift_q7 (q7_t * pSrc,
int8_t shiftBits,
q7_t * pDst,
uint32_t blockSize 
)
+
+
Parameters
+ + + + + +
[in]*pSrcpoints to the input vector
[in]shiftBitsnumber of bits to shift. A positive value shifts left; a negative value shifts right.
[out]*pDstpoints to the output vector
[in]blockSizenumber of samples in the vector
+
+
+
Returns
none.
+
Conditions for optimum performance
Input and output buffers should be aligned by 32-bit
+

Scaling and Overflow Behavior:

+
The function uses saturating arithmetic. Results outside of the allowable Q7 range [0x8 0x7F] will be saturated.
+ +

References __PACKq7, __SIMD32, and blockSize.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__shift.js b/docs/DSP/html/group__shift.js new file mode 100644 index 0000000..1b19868 --- /dev/null +++ b/docs/DSP/html/group__shift.js @@ -0,0 +1,6 @@ +var group__shift = +[ + [ "arm_shift_q15", "group__shift.html#gaa1757e53279780107acc92cf100adb61", null ], + [ "arm_shift_q31", "group__shift.html#ga387dd8b7b87377378280978f16cdb13d", null ], + [ "arm_shift_q7", "group__shift.html#ga47295d08a685f7de700a48dafb4db6fb", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__sin.html b/docs/DSP/html/group__sin.html new file mode 100644 index 0000000..4406680 --- /dev/null +++ b/docs/DSP/html/group__sin.html @@ -0,0 +1,235 @@ + + + + + +Sine +CMSIS-DSP: Sine + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Sine
Fast Math Functions
+
+
+ + + + + + + + + + + +

+Functions

float32_t arm_sin_f32 (float32_t x)
 Fast approximation to the trigonometric sine function for floating-point data. More...
 
q15_t arm_sin_q15 (q15_t x)
 Fast approximation to the trigonometric sine function for Q15 data. More...
 
q31_t arm_sin_q31 (q31_t x)
 Fast approximation to the trigonometric sine function for Q31 data. More...
 
+

Description

+

Computes the trigonometric sine function using a combination of table lookup and linear interpolation. There are separate functions for Q15, Q31, and floating-point data types. The input to the floating-point version is in radians and in the range [0 2*pi) while the fixed-point Q15 and Q31 have a scaled input with the range [0 +0.9999] mapping to [0 2*pi). The fixed-point range is chosen so that a value of 2*pi wraps around to 0.

+

The implementation is based on table lookup using 256 values together with linear interpolation. The steps used are:

+
    +
  1. Calculation of the nearest integer table index
    2. +
  2. Compute the fractional portion (fract) of the table index.
    3. +
  3. The final result equals (1.0f-fract)*a + fract*b;
    4. +
+

where

+
+   b=Table[index+0];
+   c=Table[index+1];
+

Function Documentation

+ +
+
+ + + + + + + + +
float32_t arm_sin_f32 (float32_t x)
+
+
Parameters
+ + +
[in]xinput value in radians.
+
+
+
Returns
sin(x).
+ +

References FAST_MATH_TABLE_SIZE, and sinTable_f32.

+ +

Referenced by main().

+ +
+
+ +
+
+ + + + + + + + +
q15_t arm_sin_q15 (q15_t x)
+
+
Parameters
+ + +
[in]xScaled input value in radians.
+
+
+
Returns
sin(x).
+

The Q15 input value is in the range [0 +0.9999] and is mapped to a radian value in the range [0 2*pi).

+ +

References FAST_MATH_Q15_SHIFT, and sinTable_q15.

+ +
+
+ +
+
+ + + + + + + + +
q31_t arm_sin_q31 (q31_t x)
+
+
Parameters
+ + +
[in]xScaled input value in radians.
+
+
+
Returns
sin(x).
+

The Q31 input value is in the range [0 +0.9999] and is mapped to a radian value in the range [0 2*pi).

+ +

References FAST_MATH_Q31_SHIFT, and sinTable_q31.

+ +
+
+
+
+ + + + diff --git a/docs/DSP/html/group__sin.js b/docs/DSP/html/group__sin.js new file mode 100644 index 0000000..11e645e --- /dev/null +++ b/docs/DSP/html/group__sin.js @@ -0,0 +1,6 @@ +var group__sin = +[ + [ "arm_sin_f32", "group__sin.html#gae164899c4a3fc0e946dc5d55555fe541", null ], + [ "arm_sin_q15", "group__sin.html#ga1fc6d6640be6cfa688a8bea0a48397ee", null ], + [ "arm_sin_q31", "group__sin.html#ga57aade7d8892585992cdc6375bd82f9c", null ] +]; \ No newline at end of file diff --git a/docs/DSP/html/group__variance.html b/docs/DSP/html/group__variance.html new file mode 100644 index 0000000..f0a761a --- /dev/null +++ b/docs/DSP/html/group__variance.html @@ -0,0 +1,283 @@ + + + + + +Variance +CMSIS-DSP: Variance + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DSP +  Version 1.5.2 +
+
CMSIS DSP Software Library
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Functions
+
+
Variance
Statistics Functions
+
+
+ + + + + + + + + + + +

+Functions

void arm_var_f32 (float32_t *pSrc, uint32_t blockSize, float32_t *pResult)
 Variance of the elements of a floating-point vector. More...
 
void arm_var_q15 (q15_t *pSrc, uint32_t blockSize, q15_t *pResult)
 Variance of the elements of a Q15 vector. More...
 
void arm_var_q31 (q31_t *pSrc, uint32_t blockSize, q31_t *pResult)
 Variance of the elements of a Q31 vector. More...
 
+

Description

+

Calculates the variance of the elements in the input vector. The underlying algorithm used is the direct method sometimes referred to as the two-pass method:

+
+  Result = sum(element - meanOfElements)^2) / numElement - 1
    where, meanOfElements = ( pSrc[0] * pSrc[0] + pSrc[1] * pSrc[1] + ... + pSrc[blockSize-1] ) / blockSize
There are separate functions for floating point, Q31, and Q15 data types. 

+
Function Documentation

+
+

+

+      
+        
+          
+          
+          
+          
+        
+        
+          
+          
+          
+          
+        
+        
+          
+          
+          
+          
+        
+        
+          
+          
+          
+        
+      
void arm_var_f32 (float32_t * pSrc, 
uint32_t blockSize, 
float32_t * pResult 
)

+

+
Parameters

+  
+    
+    
+    
+  
[in]*pSrcpoints to the input vector 
[in]blockSizelength of the input vector 
[out]*pResultvariance value returned here 

+  

+

+
Returns
none. 

+
+
References blockSize.

+
+
Referenced by main().

+
+

+

+
+

+

+      
+        
+          
+          
+          
+          
+        
+        
+          
+          
+          
+          
+        
+        
+          
+          
+          
+          
+        
+        
+          
+          
+          
+        
+      
void arm_var_q15 (q15_t * pSrc, 
uint32_t blockSize, 
q15_t * pResult 
)

+

+
Parameters

+  
+    
+    
+    
+  
[in]*pSrcpoints to the input vector 
[in]blockSizelength of the input vector 
[out]*pResultvariance value returned here 

+  

+

+
Returns
none.

+
Scaling and Overflow Behavior:

+
The function is implemented using a 64-bit internal accumulator. The input is represented in 1.15 format. Intermediate multiplication yields a 2.30 format, and this result is added without saturation to a 64-bit accumulator in 34.30 format. With 33 guard bits in the accumulator, there is no risk of overflow, and the full precision of the intermediate multiplication is preserved. Finally, the 34.30 result is truncated to 34.15 format by discarding the lower 15 bits, and then saturated to yield a result in 1.15 format. 

+
+
References __SIMD32, __SMLALD(), and blockSize.

+
+

+

+
+

+

+      
+        
+          
+          
+          
+          
+        
+        
+          
+          
+          
+          
+        
+        
+          
+          
+          
+          
+        
+        
+          
+          
+          
+        
+      
void arm_var_q31 (q31_t * pSrc, 
uint32_t blockSize, 
q31_t * pResult 
)

+

+
Parameters

+  
+    
+    
+    
+  
[in]*pSrcpoints to the input vector 
[in]blockSizelength of the input vector 
[out]*pResultvariance value returned here 

+  

+

+
Returns
none.

+
Scaling and Overflow Behavior:

+
The function is implemented using an internal 64-bit accumulator. The input is represented in 1.31 format, which is then downshifted by 8 bits which yields 1.23, and intermediate multiplication yields a 2.46 format. The accumulator maintains full precision of the intermediate multiplication results, but provides only a 16 guard bits. There is no saturation on intermediate additions. If the accumulator overflows it wraps around and distorts the result. In order to avoid overflows completely the input signal must be scaled down by log2(blockSize)-8 bits, as a total of blockSize additions are performed internally. After division, internal variables should be Q18.46 Finally, the 18.46 accumulator is right shifted by 15 bits to yield a 1.31 format value. 

+
+
References blockSize.

+
+

+

+

+

+
+
+
+
diff --git a/docs/DSP/html/group__variance.js b/docs/DSP/html/group__variance.js
new file mode 100644
index 0000000..8adebf2
--- /dev/null
+++ b/docs/DSP/html/group__variance.js
@@ -0,0 +1,6 @@
+var group__variance =
+[
+    [ "arm_var_f32", "group__variance.html#ga393f26c5a3bfa05624fb8d32232a6d96", null ],
+    [ "arm_var_q15", "group__variance.html#ga79dce009ed2de28a125aeb3f19631654", null ],
+    [ "arm_var_q31", "group__variance.html#gac02873f1c2cc80adfd799305f0e6465d", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/history_8txt.html b/docs/DSP/html/history_8txt.html
new file mode 100644
index 0000000..4608982
--- /dev/null
+++ b/docs/DSP/html/history_8txt.html
@@ -0,0 +1,129 @@
+
+
+
+
+
+history.txt File Reference
+CMSIS-DSP: history.txt File Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+

+

+
+ 
+ 
+  
+  
+ 
+ 
+

+   
CMSIS-DSP
+    Version 1.5.2
+   

+   
CMSIS DSP Software Library

+  

+

+
+

+    
    
+      
+	  

+

+
+
+  
+

+

+  
+  

+  

+

+
+

+
+
+
+
+

+
+

+
+

+  

+
history.txt File Reference
  

+

+

+

+

+
+
+
+
diff --git a/docs/DSP/html/index.html b/docs/DSP/html/index.html
new file mode 100644
index 0000000..ac2a309
--- /dev/null
+++ b/docs/DSP/html/index.html
@@ -0,0 +1,232 @@
+
+
+
+
+
+CMSIS DSP Software Library
+CMSIS-DSP: CMSIS DSP Software Library
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+

+

+
+ 
+ 
+  
+  
+ 
+ 
+

+   
CMSIS-DSP
+    Version 1.5.2
+   

+   
CMSIS DSP Software Library

+  

+

+
+

+    
    
+      
+	  

+

+
+
+  
+

+

+  
+  

+  

+

+
+

+
+
+
+
+

+
+

+
+

+  

+
CMSIS DSP Software Library 
  

+

+

+
Introduction 

+
This user manual describes the CMSIS DSP software library, a suite of common signal processing functions for use on Cortex-M processor based devices.

+
The library is divided into a number of functions each covering a specific category:

+
    
+
  • Basic math functions
    • 
+
  • Fast math functions
    • 
+
  • Complex math functions
    • 
+
  • Filters
    • 
+
  • Matrix functions
    • 
+
  • Transforms
    • 
+
  • Motor control functions
    • 
+
  • Statistical functions
    • 
+
  • Support functions
    • 
+
  • Interpolation functions
    • 
+

+
The library has separate functions for operating on 8-bit integers, 16-bit integers, 32-bit integer and 32-bit floating-point values.

+
Using the Library 

+
The library installer contains prebuilt versions of the libraries in the Lib folder.

+
    
+
  • arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
    • 
+
  • arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
    • 
+
  • arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
    • 
+
  • arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on)
    • 
+
  • arm_cortexM7l_math.lib (Cortex-M7, Little endian)
    • 
+
  • arm_cortexM7b_math.lib (Cortex-M7, Big endian)
    • 
+
  • arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
    • 
+
  • arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
    • 
+
  • arm_cortexM4l_math.lib (Cortex-M4, Little endian)
    • 
+
  • arm_cortexM4b_math.lib (Cortex-M4, Big endian)
    • 
+
  • arm_cortexM3l_math.lib (Cortex-M3, Little endian)
    • 
+
  • arm_cortexM3b_math.lib (Cortex-M3, Big endian)
    • 
+
  • arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
    • 
+
  • arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
    • 
+
  • arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
    • 
+
  • arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
    • 
+
  • arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point Unit)
    • 
+
  • arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
    • 
+
  • arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precision Floating Point Unit)
    • 
+

+
The library functions are declared in the public file arm_math.h which is placed in the Include folder. Simply include this file and link the appropriate library in the application and begin calling the library functions. The Library supports single public header file  arm_math.h for Cortex-M cores with little endian and big endian. Same header file will be used for floating point unit(FPU) variants. Define the appropriate preprocessor macro ARM_MATH_CM7 or ARM_MATH_CM4 or ARM_MATH_CM3 or ARM_MATH_CM0 or ARM_MATH_CM0PLUS depending on the target processor in the application. For Armv8-M cores define preprocessor macro ARM_MATH_ARMV8MBL or ARM_MATH_ARMV8MML. Set preprocessor macro __DSP_PRESENT if Armv8-M Mainline core supports DSP instructions.

+
Examples 

+
The library ships with a number of examples which demonstrate how to use the library functions.

+
Toolchain Support 

+
The library has been developed and tested with MDK version 5.14.0.0 The library is being tested in GCC and IAR toolchains and updates on this activity will be made available shortly.

+
Building the Library 

+
The library installer contains a project file to rebuild libraries on MDK toolchain in the CMSIS\DSP_Lib\Source\ARM folder.

+
    
+
  • arm_cortexM_math.uvprojx
    • 
+

+
The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecting a specific target, and defining the optional preprocessor macros detailed above.

+
Preprocessor Macros 

+
Each library project have different preprocessor macros.

+
    
+
  • UNALIGNED_SUPPORT_DISABLE:
    • 
+

+
Define macro UNALIGNED_SUPPORT_DISABLE, If the silicon does not support unaligned memory access

+
    
+
  • ARM_MATH_BIG_ENDIAN:
    • 
+

+
Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default library builds for little endian targets.

+
    
+
  • ARM_MATH_MATRIX_CHECK:
    • 
+

+
Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices

+
    
+
  • ARM_MATH_ROUNDING:
    • 
+

+
Define macro ARM_MATH_ROUNDING for rounding on support functions

+
    
+
  • ARM_MATH_CMx:
    • 
+

+
Define macro ARM_MATH_CM4 for building the library on Cortex-M4 target, ARM_MATH_CM3 for building library on Cortex-M3 target and ARM_MATH_CM0 for building library on Cortex-M0 target, ARM_MATH_CM0PLUS for building library on Cortex-M0+ target, and ARM_MATH_CM7 for building the library on cortex-M7.

+
    
+
  • ARM_MATH_ARMV8MxL:
    • 
+

+
Define macro ARM_MATH_ARMV8MBL for building the library on Armv8-M Baseline target, ARM_MATH_ARMV8MML for building library on Armv8-M Mainline target.

+
    
+
  • __FPU_PRESENT:
    • 
+

+
Initialize macro __FPU_PRESENT = 1 when building on FPU supported Targets. Enable this macro for floating point libraries.

+
    
+
  • __DSP_PRESENT:
    • 
+

+
Initialize macro __DSP_PRESENT = 1 when Armv8-M Mainline core supports DSP instructions.

+

+ 
CMSIS-DSP in ARM::CMSIS Pack 

+
The following files relevant to CMSIS-DSP are present in the ARM::CMSIS Pack directories: 

+
+
+
+
+
+
+
+
+
+
+
+
File/Folder Content  
CMSIS\Documentation\DSP This documentation 
CMSIS\DSP_Lib Software license agreement (license.txt) 
CMSIS\DSP_Lib\Examples Example projects demonstrating the usage of the library functions 
CMSIS\DSP_Lib\Source Source files for rebuilding the library 

+

+ 
Revision History of CMSIS-DSP 

+
Please refer to Revision History of CMSIS-DSP.

+
Copyright Notice 

+
Copyright (C) 2010-2015 Arm Limited. All rights reserved. 

+

+

+
+
+
+
diff --git a/docs/DSP/html/jquery.js b/docs/DSP/html/jquery.js
new file mode 100644
index 0000000..3db33e6
--- /dev/null
+++ b/docs/DSP/html/jquery.js
@@ -0,0 +1,72 @@
+/*!
+ * jQuery JavaScript Library v1.7.1
+ * http://jquery.com/
+ *
+ * Copyright 2011, John Resig
+ * Dual licensed under the MIT or GPL Version 2 licenses.
+ * http://jquery.org/license
+ *
+ * Includes Sizzle.js
+ * http://sizzlejs.com/
+ * Copyright 2011, The Dojo Foundation
+ * Released under the MIT, BSD, and GPL Licenses.
+ *
+ * Date: Mon Nov 21 21:11:03 2011 -0500
+ */
+(function(bb,L){var av=bb.document,bu=bb.navigator,bl=bb.location;var b=(function(){var bF=function(b0,b1){return new bF.fn.init(b0,b1,bD)},bU=bb.jQuery,bH=bb.$,bD,bY=/^(?:[^#<]*(<[\w\W]+>)[^>]*$|#([\w\-]*)$)/,bM=/\S/,bI=/^\s+/,bE=/\s+$/,bA=/^<(\w+)\s*\/?>(?:<\/\1>)?$/,bN=/^[\],:{}\s]*$/,bW=/\\(?:["\\\/bfnrt]|u[0-9a-fA-F]{4})/g,bP=/"[^"\\\n\r]*"|true|false|null|-?\d+(?:\.\d*)?(?:[eE][+\-]?\d+)?/g,bJ=/(?:^|:|,)(?:\s*\[)+/g,by=/(webkit)[ \/]([\w.]+)/,bR=/(opera)(?:.*version)?[ \/]([\w.]+)/,bQ=/(msie) ([\w.]+)/,bS=/(mozilla)(?:.*? rv:([\w.]+))?/,bB=/-([a-z]|[0-9])/ig,bZ=/^-ms-/,bT=function(b0,b1){return(b1+"").toUpperCase()},bX=bu.userAgent,bV,bC,e,bL=Object.prototype.toString,bG=Object.prototype.hasOwnProperty,bz=Array.prototype.push,bK=Array.prototype.slice,bO=String.prototype.trim,bv=Array.prototype.indexOf,bx={};bF.fn=bF.prototype={constructor:bF,init:function(b0,b4,b3){var b2,b5,b1,b6;if(!b0){return this}if(b0.nodeType){this.context=this[0]=b0;this.length=1;return this}if(b0==="body"&&!b4&&av.body){this.context=av;this[0]=av.body;this.selector=b0;this.length=1;return this}if(typeof b0==="string"){if(b0.charAt(0)==="<"&&b0.charAt(b0.length-1)===">"&&b0.length>=3){b2=[null,b0,null]}else{b2=bY.exec(b0)}if(b2&&(b2[1]||!b4)){if(b2[1]){b4=b4 instanceof bF?b4[0]:b4;b6=(b4?b4.ownerDocument||b4:av);b1=bA.exec(b0);if(b1){if(bF.isPlainObject(b4)){b0=[av.createElement(b1[1])];bF.fn.attr.call(b0,b4,true)}else{b0=[b6.createElement(b1[1])]}}else{b1=bF.buildFragment([b2[1]],[b6]);b0=(b1.cacheable?bF.clone(b1.fragment):b1.fragment).childNodes}return bF.merge(this,b0)}else{b5=av.getElementById(b2[2]);if(b5&&b5.parentNode){if(b5.id!==b2[2]){return b3.find(b0)}this.length=1;this[0]=b5}this.context=av;this.selector=b0;return this}}else{if(!b4||b4.jquery){return(b4||b3).find(b0)}else{return this.constructor(b4).find(b0)}}}else{if(bF.isFunction(b0)){return b3.ready(b0)}}if(b0.selector!==L){this.selector=b0.selector;this.context=b0.context}return bF.makeArray(b0,this)},selector:"",jquery:"1.7.1",length:0,size:function(){return this.length},toArray:function(){return bK.call(this,0)},get:function(b0){return b0==null?this.toArray():(b0<0?this[this.length+b0]:this[b0])},pushStack:function(b1,b3,b0){var b2=this.constructor();if(bF.isArray(b1)){bz.apply(b2,b1)}else{bF.merge(b2,b1)}b2.prevObject=this;b2.context=this.context;if(b3==="find"){b2.selector=this.selector+(this.selector?" ":"")+b0}else{if(b3){b2.selector=this.selector+"."+b3+"("+b0+")"}}return b2},each:function(b1,b0){return bF.each(this,b1,b0)},ready:function(b0){bF.bindReady();bC.add(b0);return this},eq:function(b0){b0=+b0;return b0===-1?this.slice(b0):this.slice(b0,b0+1)},first:function(){return this.eq(0)},last:function(){return this.eq(-1)},slice:function(){return this.pushStack(bK.apply(this,arguments),"slice",bK.call(arguments).join(","))},map:function(b0){return this.pushStack(bF.map(this,function(b2,b1){return b0.call(b2,b1,b2)}))},end:function(){return this.prevObject||this.constructor(null)},push:bz,sort:[].sort,splice:[].splice};bF.fn.init.prototype=bF.fn;bF.extend=bF.fn.extend=function(){var b9,b2,b0,b1,b6,b7,b5=arguments[0]||{},b4=1,b3=arguments.length,b8=false;if(typeof b5==="boolean"){b8=b5;b5=arguments[1]||{};b4=2}if(typeof b5!=="object"&&!bF.isFunction(b5)){b5={}}if(b3===b4){b5=this;--b4}for(;b40){return}bC.fireWith(av,[bF]);if(bF.fn.trigger){bF(av).trigger("ready").off("ready")}}},bindReady:function(){if(bC){return}bC=bF.Callbacks("once memory");if(av.readyState==="complete"){return setTimeout(bF.ready,1)}if(av.addEventListener){av.addEventListener("DOMContentLoaded",e,false);bb.addEventListener("load",bF.ready,false)}else{if(av.attachEvent){av.attachEvent("onreadystatechange",e);bb.attachEvent("onload",bF.ready);var b0=false;try{b0=bb.frameElement==null}catch(b1){}if(av.documentElement.doScroll&&b0){bw()}}}},isFunction:function(b0){return bF.type(b0)==="function"},isArray:Array.isArray||function(b0){return bF.type(b0)==="array"},isWindow:function(b0){return b0&&typeof b0==="object"&&"setInterval" in b0},isNumeric:function(b0){return !isNaN(parseFloat(b0))&&isFinite(b0)},type:function(b0){return b0==null?String(b0):bx[bL.call(b0)]||"object"},isPlainObject:function(b2){if(!b2||bF.type(b2)!=="object"||b2.nodeType||bF.isWindow(b2)){return false}try{if(b2.constructor&&!bG.call(b2,"constructor")&&!bG.call(b2.constructor.prototype,"isPrototypeOf")){return false}}catch(b1){return false}var b0;for(b0 in b2){}return b0===L||bG.call(b2,b0)},isEmptyObject:function(b1){for(var b0 in b1){return false}return true},error:function(b0){throw new Error(b0)},parseJSON:function(b0){if(typeof b0!=="string"||!b0){return null}b0=bF.trim(b0);if(bb.JSON&&bb.JSON.parse){return bb.JSON.parse(b0)}if(bN.test(b0.replace(bW,"@").replace(bP,"]").replace(bJ,""))){return(new Function("return "+b0))()}bF.error("Invalid JSON: "+b0)},parseXML:function(b2){var b0,b1;try{if(bb.DOMParser){b1=new DOMParser();b0=b1.parseFromString(b2,"text/xml")}else{b0=new ActiveXObject("Microsoft.XMLDOM");b0.async="false";b0.loadXML(b2)}}catch(b3){b0=L}if(!b0||!b0.documentElement||b0.getElementsByTagName("parsererror").length){bF.error("Invalid XML: "+b2)}return b0},noop:function(){},globalEval:function(b0){if(b0&&bM.test(b0)){(bb.execScript||function(b1){bb["eval"].call(bb,b1)})(b0)}},camelCase:function(b0){return b0.replace(bZ,"ms-").replace(bB,bT)},nodeName:function(b1,b0){return b1.nodeName&&b1.nodeName.toUpperCase()===b0.toUpperCase()},each:function(b3,b6,b2){var b1,b4=0,b5=b3.length,b0=b5===L||bF.isFunction(b3);if(b2){if(b0){for(b1 in b3){if(b6.apply(b3[b1],b2)===false){break}}}else{for(;b40&&b0[0]&&b0[b1-1])||b1===0||bF.isArray(b0));if(b3){for(;b21?aJ.call(arguments,0):bG;if(!(--bw)){bC.resolveWith(bC,bx)}}}function bz(bF){return function(bG){bB[bF]=arguments.length>1?aJ.call(arguments,0):bG;bC.notifyWith(bE,bB)}}if(e>1){for(;bv
a";bI=bv.getElementsByTagName("*");bF=bv.getElementsByTagName("a")[0];if(!bI||!bI.length||!bF){return{}}bG=av.createElement("select");bx=bG.appendChild(av.createElement("option"));bE=bv.getElementsByTagName("input")[0];bJ={leadingWhitespace:(bv.firstChild.nodeType===3),tbody:!bv.getElementsByTagName("tbody").length,htmlSerialize:!!bv.getElementsByTagName("link").length,style:/top/.test(bF.getAttribute("style")),hrefNormalized:(bF.getAttribute("href")==="/a"),opacity:/^0.55/.test(bF.style.opacity),cssFloat:!!bF.style.cssFloat,checkOn:(bE.value==="on"),optSelected:bx.selected,getSetAttribute:bv.className!=="t",enctype:!!av.createElement("form").enctype,html5Clone:av.createElement("nav").cloneNode(true).outerHTML!=="<:nav>",submitBubbles:true,changeBubbles:true,focusinBubbles:false,deleteExpando:true,noCloneEvent:true,inlineBlockNeedsLayout:false,shrinkWrapBlocks:false,reliableMarginRight:true};bE.checked=true;bJ.noCloneChecked=bE.cloneNode(true).checked;bG.disabled=true;bJ.optDisabled=!bx.disabled;try{delete bv.test}catch(bC){bJ.deleteExpando=false}if(!bv.addEventListener&&bv.attachEvent&&bv.fireEvent){bv.attachEvent("onclick",function(){bJ.noCloneEvent=false});bv.cloneNode(true).fireEvent("onclick")}bE=av.createElement("input");bE.value="t";bE.setAttribute("type","radio");bJ.radioValue=bE.value==="t";bE.setAttribute("checked","checked");bv.appendChild(bE);bD=av.createDocumentFragment();bD.appendChild(bv.lastChild);bJ.checkClone=bD.cloneNode(true).cloneNode(true).lastChild.checked;bJ.appendChecked=bE.checked;bD.removeChild(bE);bD.appendChild(bv);bv.innerHTML="";if(bb.getComputedStyle){bA=av.createElement("div");bA.style.width="0";bA.style.marginRight="0";bv.style.width="2px";bv.appendChild(bA);bJ.reliableMarginRight=(parseInt((bb.getComputedStyle(bA,null)||{marginRight:0}).marginRight,10)||0)===0}if(bv.attachEvent){for(by in {submit:1,change:1,focusin:1}){bB="on"+by;bw=(bB in bv);if(!bw){bv.setAttribute(bB,"return;");bw=(typeof bv[bB]==="function")}bJ[by+"Bubbles"]=bw}}bD.removeChild(bv);bD=bG=bx=bA=bv=bE=null;b(function(){var bM,bU,bV,bT,bN,bO,bL,bS,bR,e,bP,bQ=av.getElementsByTagName("body")[0];if(!bQ){return}bL=1;bS="position:absolute;top:0;left:0;width:1px;height:1px;margin:0;";bR="visibility:hidden;border:0;";e="style='"+bS+"border:5px solid #000;padding:0;'";bP="
";bM=av.createElement("div");bM.style.cssText=bR+"width:0;height:0;position:static;top:0;margin-top:"+bL+"px";bQ.insertBefore(bM,bQ.firstChild);bv=av.createElement("div");bM.appendChild(bv);bv.innerHTML="
t
";bz=bv.getElementsByTagName("td");bw=(bz[0].offsetHeight===0);bz[0].style.display="";bz[1].style.display="none";bJ.reliableHiddenOffsets=bw&&(bz[0].offsetHeight===0);bv.innerHTML="";bv.style.width=bv.style.paddingLeft="1px";b.boxModel=bJ.boxModel=bv.offsetWidth===2;if(typeof bv.style.zoom!=="undefined"){bv.style.display="inline";bv.style.zoom=1;bJ.inlineBlockNeedsLayout=(bv.offsetWidth===2);bv.style.display="";bv.innerHTML="
";bJ.shrinkWrapBlocks=(bv.offsetWidth!==2)}bv.style.cssText=bS+bR;bv.innerHTML=bP;bU=bv.firstChild;bV=bU.firstChild;bN=bU.nextSibling.firstChild.firstChild;bO={doesNotAddBorder:(bV.offsetTop!==5),doesAddBorderForTableAndCells:(bN.offsetTop===5)};bV.style.position="fixed";bV.style.top="20px";bO.fixedPosition=(bV.offsetTop===20||bV.offsetTop===15);bV.style.position=bV.style.top="";bU.style.overflow="hidden";bU.style.position="relative";bO.subtractsBorderForOverflowNotVisible=(bV.offsetTop===-5);bO.doesNotIncludeMarginInBodyOffset=(bQ.offsetTop!==bL);bQ.removeChild(bM);bv=bM=null;b.extend(bJ,bO)});return bJ})();var aS=/^(?:\{.*\}|\[.*\])$/,aA=/([A-Z])/g;b.extend({cache:{},uuid:0,expando:"jQuery"+(b.fn.jquery+Math.random()).replace(/\D/g,""),noData:{embed:true,object:"clsid:D27CDB6E-AE6D-11cf-96B8-444553540000",applet:true},hasData:function(e){e=e.nodeType?b.cache[e[b.expando]]:e[b.expando];return !!e&&!S(e)},data:function(bx,bv,bz,by){if(!b.acceptData(bx)){return}var bG,bA,bD,bE=b.expando,bC=typeof bv==="string",bF=bx.nodeType,e=bF?b.cache:bx,bw=bF?bx[bE]:bx[bE]&&bE,bB=bv==="events";if((!bw||!e[bw]||(!bB&&!by&&!e[bw].data))&&bC&&bz===L){return}if(!bw){if(bF){bx[bE]=bw=++b.uuid}else{bw=bE}}if(!e[bw]){e[bw]={};if(!bF){e[bw].toJSON=b.noop}}if(typeof bv==="object"||typeof bv==="function"){if(by){e[bw]=b.extend(e[bw],bv)}else{e[bw].data=b.extend(e[bw].data,bv)}}bG=bA=e[bw];if(!by){if(!bA.data){bA.data={}}bA=bA.data}if(bz!==L){bA[b.camelCase(bv)]=bz}if(bB&&!bA[bv]){return bG.events}if(bC){bD=bA[bv];if(bD==null){bD=bA[b.camelCase(bv)]}}else{bD=bA}return bD},removeData:function(bx,bv,by){if(!b.acceptData(bx)){return}var bB,bA,bz,bC=b.expando,bD=bx.nodeType,e=bD?b.cache:bx,bw=bD?bx[bC]:bC;if(!e[bw]){return}if(bv){bB=by?e[bw]:e[bw].data;if(bB){if(!b.isArray(bv)){if(bv in bB){bv=[bv]}else{bv=b.camelCase(bv);if(bv in bB){bv=[bv]}else{bv=bv.split(" ")}}}for(bA=0,bz=bv.length;bA-1){return true}}return false},val:function(bx){var e,bv,by,bw=this[0];if(!arguments.length){if(bw){e=b.valHooks[bw.nodeName.toLowerCase()]||b.valHooks[bw.type];if(e&&"get" in e&&(bv=e.get(bw,"value"))!==L){return bv}bv=bw.value;return typeof bv==="string"?bv.replace(aU,""):bv==null?"":bv}return}by=b.isFunction(bx);return this.each(function(bA){var bz=b(this),bB;if(this.nodeType!==1){return}if(by){bB=bx.call(this,bA,bz.val())}else{bB=bx}if(bB==null){bB=""}else{if(typeof bB==="number"){bB+=""}else{if(b.isArray(bB)){bB=b.map(bB,function(bC){return bC==null?"":bC+""})}}}e=b.valHooks[this.nodeName.toLowerCase()]||b.valHooks[this.type];if(!e||!("set" in e)||e.set(this,bB,"value")===L){this.value=bB}})}});b.extend({valHooks:{option:{get:function(e){var bv=e.attributes.value;return !bv||bv.specified?e.value:e.text}},select:{get:function(e){var bA,bv,bz,bx,by=e.selectedIndex,bB=[],bC=e.options,bw=e.type==="select-one";if(by<0){return null}bv=bw?by:0;bz=bw?by+1:bC.length;for(;bv=0});if(!e.length){bv.selectedIndex=-1}return e}}},attrFn:{val:true,css:true,html:true,text:true,data:true,width:true,height:true,offset:true},attr:function(bA,bx,bB,bz){var bw,e,by,bv=bA.nodeType;
+if(!bA||bv===3||bv===8||bv===2){return}if(bz&&bx in b.attrFn){return b(bA)[bx](bB)}if(typeof bA.getAttribute==="undefined"){return b.prop(bA,bx,bB)}by=bv!==1||!b.isXMLDoc(bA);if(by){bx=bx.toLowerCase();e=b.attrHooks[bx]||(ao.test(bx)?aY:be)}if(bB!==L){if(bB===null){b.removeAttr(bA,bx);return}else{if(e&&"set" in e&&by&&(bw=e.set(bA,bB,bx))!==L){return bw}else{bA.setAttribute(bx,""+bB);return bB}}}else{if(e&&"get" in e&&by&&(bw=e.get(bA,bx))!==null){return bw}else{bw=bA.getAttribute(bx);return bw===null?L:bw}}},removeAttr:function(bx,bz){var by,bA,bv,e,bw=0;if(bz&&bx.nodeType===1){bA=bz.toLowerCase().split(af);e=bA.length;for(;bw=0)}}})});var bd=/^(?:textarea|input|select)$/i,n=/^([^\.]*)?(?:\.(.+))?$/,J=/\bhover(\.\S+)?\b/,aO=/^key/,bf=/^(?:mouse|contextmenu)|click/,T=/^(?:focusinfocus|focusoutblur)$/,U=/^(\w*)(?:#([\w\-]+))?(?:\.([\w\-]+))?$/,Y=function(e){var bv=U.exec(e);if(bv){bv[1]=(bv[1]||"").toLowerCase();bv[3]=bv[3]&&new RegExp("(?:^|\\s)"+bv[3]+"(?:\\s|$)")}return bv},j=function(bw,e){var bv=bw.attributes||{};return((!e[1]||bw.nodeName.toLowerCase()===e[1])&&(!e[2]||(bv.id||{}).value===e[2])&&(!e[3]||e[3].test((bv["class"]||{}).value)))},bt=function(e){return b.event.special.hover?e:e.replace(J,"mouseenter$1 mouseleave$1")};b.event={add:function(bx,bC,bJ,bA,by){var bD,bB,bK,bI,bH,bF,e,bG,bv,bz,bw,bE;if(bx.nodeType===3||bx.nodeType===8||!bC||!bJ||!(bD=b._data(bx))){return}if(bJ.handler){bv=bJ;bJ=bv.handler}if(!bJ.guid){bJ.guid=b.guid++}bK=bD.events;if(!bK){bD.events=bK={}}bB=bD.handle;if(!bB){bD.handle=bB=function(bL){return typeof b!=="undefined"&&(!bL||b.event.triggered!==bL.type)?b.event.dispatch.apply(bB.elem,arguments):L};bB.elem=bx}bC=b.trim(bt(bC)).split(" ");for(bI=0;bI=0){bG=bG.slice(0,-1);bw=true}if(bG.indexOf(".")>=0){bx=bG.split(".");bG=bx.shift();bx.sort()}if((!bA||b.event.customEvent[bG])&&!b.event.global[bG]){return}bv=typeof bv==="object"?bv[b.expando]?bv:new b.Event(bG,bv):new b.Event(bG);bv.type=bG;bv.isTrigger=true;bv.exclusive=bw;bv.namespace=bx.join(".");bv.namespace_re=bv.namespace?new RegExp("(^|\\.)"+bx.join("\\.(?:.*\\.)?")+"(\\.|$)"):null;by=bG.indexOf(":")<0?"on"+bG:"";if(!bA){e=b.cache;for(bC in e){if(e[bC].events&&e[bC].events[bG]){b.event.trigger(bv,bD,e[bC].handle.elem,true)}}return}bv.result=L;if(!bv.target){bv.target=bA}bD=bD!=null?b.makeArray(bD):[];bD.unshift(bv);bF=b.event.special[bG]||{};if(bF.trigger&&bF.trigger.apply(bA,bD)===false){return}bB=[[bA,bF.bindType||bG]];if(!bJ&&!bF.noBubble&&!b.isWindow(bA)){bI=bF.delegateType||bG;bH=T.test(bI+bG)?bA:bA.parentNode;bz=null;for(;bH;bH=bH.parentNode){bB.push([bH,bI]);bz=bH}if(bz&&bz===bA.ownerDocument){bB.push([bz.defaultView||bz.parentWindow||bb,bI])}}for(bC=0;bCbA){bH.push({elem:this,matches:bz.slice(bA)})}for(bC=0;bC0?this.on(e,null,bx,bw):this.trigger(e)};if(b.attrFn){b.attrFn[e]=true}if(aO.test(e)){b.event.fixHooks[e]=b.event.keyHooks}if(bf.test(e)){b.event.fixHooks[e]=b.event.mouseHooks}});
+/*!
+ * Sizzle CSS Selector Engine
+ *  Copyright 2011, The Dojo Foundation
+ *  Released under the MIT, BSD, and GPL Licenses.
+ *  More information: http://sizzlejs.com/
+ */
+(function(){var bH=/((?:\((?:\([^()]+\)|[^()]+)+\)|\[(?:\[[^\[\]]*\]|['"][^'"]*['"]|[^\[\]'"]+)+\]|\\.|[^ >+~,(\[\\]+)+|[>+~])(\s*,\s*)?((?:.|\r|\n)*)/g,bC="sizcache"+(Math.random()+"").replace(".",""),bI=0,bL=Object.prototype.toString,bB=false,bA=true,bK=/\\/g,bO=/\r\n/g,bQ=/\W/;[0,0].sort(function(){bA=false;return 0});var by=function(bV,e,bY,bZ){bY=bY||[];e=e||av;var b1=e;if(e.nodeType!==1&&e.nodeType!==9){return[]}if(!bV||typeof bV!=="string"){return bY}var bS,b3,b6,bR,b2,b5,b4,bX,bU=true,bT=by.isXML(e),bW=[],b0=bV;do{bH.exec("");bS=bH.exec(b0);if(bS){b0=bS[3];bW.push(bS[1]);if(bS[2]){bR=bS[3];break}}}while(bS);if(bW.length>1&&bD.exec(bV)){if(bW.length===2&&bE.relative[bW[0]]){b3=bM(bW[0]+bW[1],e,bZ)}else{b3=bE.relative[bW[0]]?[e]:by(bW.shift(),e);while(bW.length){bV=bW.shift();if(bE.relative[bV]){bV+=bW.shift()}b3=bM(bV,b3,bZ)}}}else{if(!bZ&&bW.length>1&&e.nodeType===9&&!bT&&bE.match.ID.test(bW[0])&&!bE.match.ID.test(bW[bW.length-1])){b2=by.find(bW.shift(),e,bT);e=b2.expr?by.filter(b2.expr,b2.set)[0]:b2.set[0]}if(e){b2=bZ?{expr:bW.pop(),set:bF(bZ)}:by.find(bW.pop(),bW.length===1&&(bW[0]==="~"||bW[0]==="+")&&e.parentNode?e.parentNode:e,bT);b3=b2.expr?by.filter(b2.expr,b2.set):b2.set;if(bW.length>0){b6=bF(b3)}else{bU=false}while(bW.length){b5=bW.pop();b4=b5;if(!bE.relative[b5]){b5=""}else{b4=bW.pop()}if(b4==null){b4=e}bE.relative[b5](b6,b4,bT)}}else{b6=bW=[]}}if(!b6){b6=b3}if(!b6){by.error(b5||bV)}if(bL.call(b6)==="[object Array]"){if(!bU){bY.push.apply(bY,b6)}else{if(e&&e.nodeType===1){for(bX=0;b6[bX]!=null;bX++){if(b6[bX]&&(b6[bX]===true||b6[bX].nodeType===1&&by.contains(e,b6[bX]))){bY.push(b3[bX])}}}else{for(bX=0;b6[bX]!=null;bX++){if(b6[bX]&&b6[bX].nodeType===1){bY.push(b3[bX])}}}}}else{bF(b6,bY)}if(bR){by(bR,b1,bY,bZ);by.uniqueSort(bY)}return bY};by.uniqueSort=function(bR){if(bJ){bB=bA;bR.sort(bJ);if(bB){for(var e=1;e0};by.find=function(bX,e,bY){var bW,bS,bU,bT,bV,bR;if(!bX){return[]}for(bS=0,bU=bE.order.length;bS":function(bW,bR){var bV,bU=typeof bR==="string",bS=0,e=bW.length;if(bU&&!bQ.test(bR)){bR=bR.toLowerCase();for(;bS=0)){if(!bS){e.push(bV)}}else{if(bS){bR[bU]=false}}}}return false},ID:function(e){return e[1].replace(bK,"")},TAG:function(bR,e){return bR[1].replace(bK,"").toLowerCase()},CHILD:function(e){if(e[1]==="nth"){if(!e[2]){by.error(e[0])}e[2]=e[2].replace(/^\+|\s*/g,"");var bR=/(-?)(\d*)(?:n([+\-]?\d*))?/.exec(e[2]==="even"&&"2n"||e[2]==="odd"&&"2n+1"||!/\D/.test(e[2])&&"0n+"+e[2]||e[2]);e[2]=(bR[1]+(bR[2]||1))-0;e[3]=bR[3]-0}else{if(e[2]){by.error(e[0])}}e[0]=bI++;return e},ATTR:function(bU,bR,bS,e,bV,bW){var bT=bU[1]=bU[1].replace(bK,"");if(!bW&&bE.attrMap[bT]){bU[1]=bE.attrMap[bT]}bU[4]=(bU[4]||bU[5]||"").replace(bK,"");if(bU[2]==="~="){bU[4]=" "+bU[4]+" "}return bU},PSEUDO:function(bU,bR,bS,e,bV){if(bU[1]==="not"){if((bH.exec(bU[3])||"").length>1||/^\w/.test(bU[3])){bU[3]=by(bU[3],null,null,bR)}else{var bT=by.filter(bU[3],bR,bS,true^bV);if(!bS){e.push.apply(e,bT)}return false}}else{if(bE.match.POS.test(bU[0])||bE.match.CHILD.test(bU[0])){return true}}return bU},POS:function(e){e.unshift(true);return e}},filters:{enabled:function(e){return e.disabled===false&&e.type!=="hidden"},disabled:function(e){return e.disabled===true},checked:function(e){return e.checked===true},selected:function(e){if(e.parentNode){e.parentNode.selectedIndex}return e.selected===true},parent:function(e){return !!e.firstChild},empty:function(e){return !e.firstChild},has:function(bS,bR,e){return !!by(e[3],bS).length},header:function(e){return(/h\d/i).test(e.nodeName)},text:function(bS){var e=bS.getAttribute("type"),bR=bS.type;return bS.nodeName.toLowerCase()==="input"&&"text"===bR&&(e===bR||e===null)},radio:function(e){return e.nodeName.toLowerCase()==="input"&&"radio"===e.type},checkbox:function(e){return e.nodeName.toLowerCase()==="input"&&"checkbox"===e.type},file:function(e){return e.nodeName.toLowerCase()==="input"&&"file"===e.type},password:function(e){return e.nodeName.toLowerCase()==="input"&&"password"===e.type},submit:function(bR){var e=bR.nodeName.toLowerCase();return(e==="input"||e==="button")&&"submit"===bR.type},image:function(e){return e.nodeName.toLowerCase()==="input"&&"image"===e.type},reset:function(bR){var e=bR.nodeName.toLowerCase();return(e==="input"||e==="button")&&"reset"===bR.type},button:function(bR){var e=bR.nodeName.toLowerCase();return e==="input"&&"button"===bR.type||e==="button"},input:function(e){return(/input|select|textarea|button/i).test(e.nodeName)},focus:function(e){return e===e.ownerDocument.activeElement}},setFilters:{first:function(bR,e){return e===0},last:function(bS,bR,e,bT){return bR===bT.length-1},even:function(bR,e){return e%2===0},odd:function(bR,e){return e%2===1
+},lt:function(bS,bR,e){return bRe[3]-0},nth:function(bS,bR,e){return e[3]-0===bR},eq:function(bS,bR,e){return e[3]-0===bR}},filter:{PSEUDO:function(bS,bX,bW,bY){var e=bX[1],bR=bE.filters[e];if(bR){return bR(bS,bW,bX,bY)}else{if(e==="contains"){return(bS.textContent||bS.innerText||bw([bS])||"").indexOf(bX[3])>=0}else{if(e==="not"){var bT=bX[3];for(var bV=0,bU=bT.length;bV=0)}}},ID:function(bR,e){return bR.nodeType===1&&bR.getAttribute("id")===e},TAG:function(bR,e){return(e==="*"&&bR.nodeType===1)||!!bR.nodeName&&bR.nodeName.toLowerCase()===e},CLASS:function(bR,e){return(" "+(bR.className||bR.getAttribute("class"))+" ").indexOf(e)>-1},ATTR:function(bV,bT){var bS=bT[1],e=by.attr?by.attr(bV,bS):bE.attrHandle[bS]?bE.attrHandle[bS](bV):bV[bS]!=null?bV[bS]:bV.getAttribute(bS),bW=e+"",bU=bT[2],bR=bT[4];return e==null?bU==="!=":!bU&&by.attr?e!=null:bU==="="?bW===bR:bU==="*="?bW.indexOf(bR)>=0:bU==="~="?(" "+bW+" ").indexOf(bR)>=0:!bR?bW&&e!==false:bU==="!="?bW!==bR:bU==="^="?bW.indexOf(bR)===0:bU==="$="?bW.substr(bW.length-bR.length)===bR:bU==="|="?bW===bR||bW.substr(0,bR.length+1)===bR+"-":false},POS:function(bU,bR,bS,bV){var e=bR[2],bT=bE.setFilters[e];if(bT){return bT(bU,bS,bR,bV)}}}};var bD=bE.match.POS,bx=function(bR,e){return"\\"+(e-0+1)};for(var bz in bE.match){bE.match[bz]=new RegExp(bE.match[bz].source+(/(?![^\[]*\])(?![^\(]*\))/.source));bE.leftMatch[bz]=new RegExp(/(^(?:.|\r|\n)*?)/.source+bE.match[bz].source.replace(/\\(\d+)/g,bx))}var bF=function(bR,e){bR=Array.prototype.slice.call(bR,0);if(e){e.push.apply(e,bR);return e}return bR};try{Array.prototype.slice.call(av.documentElement.childNodes,0)[0].nodeType}catch(bP){bF=function(bU,bT){var bS=0,bR=bT||[];if(bL.call(bU)==="[object Array]"){Array.prototype.push.apply(bR,bU)}else{if(typeof bU.length==="number"){for(var e=bU.length;bS";e.insertBefore(bR,e.firstChild);if(av.getElementById(bS)){bE.find.ID=function(bU,bV,bW){if(typeof bV.getElementById!=="undefined"&&!bW){var bT=bV.getElementById(bU[1]);return bT?bT.id===bU[1]||typeof bT.getAttributeNode!=="undefined"&&bT.getAttributeNode("id").nodeValue===bU[1]?[bT]:L:[]}};bE.filter.ID=function(bV,bT){var bU=typeof bV.getAttributeNode!=="undefined"&&bV.getAttributeNode("id");return bV.nodeType===1&&bU&&bU.nodeValue===bT}}e.removeChild(bR);e=bR=null})();(function(){var e=av.createElement("div");e.appendChild(av.createComment(""));if(e.getElementsByTagName("*").length>0){bE.find.TAG=function(bR,bV){var bU=bV.getElementsByTagName(bR[1]);if(bR[1]==="*"){var bT=[];for(var bS=0;bU[bS];bS++){if(bU[bS].nodeType===1){bT.push(bU[bS])}}bU=bT}return bU}}e.innerHTML="";if(e.firstChild&&typeof e.firstChild.getAttribute!=="undefined"&&e.firstChild.getAttribute("href")!=="#"){bE.attrHandle.href=function(bR){return bR.getAttribute("href",2)}}e=null})();if(av.querySelectorAll){(function(){var e=by,bT=av.createElement("div"),bS="__sizzle__";bT.innerHTML="
";if(bT.querySelectorAll&&bT.querySelectorAll(".TEST").length===0){return}by=function(b4,bV,bZ,b3){bV=bV||av;if(!b3&&!by.isXML(bV)){var b2=/^(\w+$)|^\.([\w\-]+$)|^#([\w\-]+$)/.exec(b4);if(b2&&(bV.nodeType===1||bV.nodeType===9)){if(b2[1]){return bF(bV.getElementsByTagName(b4),bZ)}else{if(b2[2]&&bE.find.CLASS&&bV.getElementsByClassName){return bF(bV.getElementsByClassName(b2[2]),bZ)}}}if(bV.nodeType===9){if(b4==="body"&&bV.body){return bF([bV.body],bZ)}else{if(b2&&b2[3]){var bY=bV.getElementById(b2[3]);if(bY&&bY.parentNode){if(bY.id===b2[3]){return bF([bY],bZ)}}else{return bF([],bZ)}}}try{return bF(bV.querySelectorAll(b4),bZ)}catch(b0){}}else{if(bV.nodeType===1&&bV.nodeName.toLowerCase()!=="object"){var bW=bV,bX=bV.getAttribute("id"),bU=bX||bS,b6=bV.parentNode,b5=/^\s*[+~]/.test(b4);if(!bX){bV.setAttribute("id",bU)}else{bU=bU.replace(/'/g,"\\$&")}if(b5&&b6){bV=bV.parentNode}try{if(!b5||b6){return bF(bV.querySelectorAll("[id='"+bU+"'] "+b4),bZ)}}catch(b1){}finally{if(!bX){bW.removeAttribute("id")}}}}}return e(b4,bV,bZ,b3)};for(var bR in e){by[bR]=e[bR]}bT=null})()}(function(){var e=av.documentElement,bS=e.matchesSelector||e.mozMatchesSelector||e.webkitMatchesSelector||e.msMatchesSelector;if(bS){var bU=!bS.call(av.createElement("div"),"div"),bR=false;try{bS.call(av.documentElement,"[test!='']:sizzle")}catch(bT){bR=true}by.matchesSelector=function(bW,bY){bY=bY.replace(/\=\s*([^'"\]]*)\s*\]/g,"='$1']");if(!by.isXML(bW)){try{if(bR||!bE.match.PSEUDO.test(bY)&&!/!=/.test(bY)){var bV=bS.call(bW,bY);if(bV||!bU||bW.document&&bW.document.nodeType!==11){return bV}}}catch(bX){}}return by(bY,null,null,[bW]).length>0}}})();(function(){var e=av.createElement("div");e.innerHTML="
";if(!e.getElementsByClassName||e.getElementsByClassName("e").length===0){return}e.lastChild.className="e";if(e.getElementsByClassName("e").length===1){return}bE.order.splice(1,0,"CLASS");bE.find.CLASS=function(bR,bS,bT){if(typeof bS.getElementsByClassName!=="undefined"&&!bT){return bS.getElementsByClassName(bR[1])}};e=null})();function bv(bR,bW,bV,bZ,bX,bY){for(var bT=0,bS=bZ.length;bT0){bU=e;break}}}e=e[bR]}bZ[bT]=bU}}}if(av.documentElement.contains){by.contains=function(bR,e){return bR!==e&&(bR.contains?bR.contains(e):true)}}else{if(av.documentElement.compareDocumentPosition){by.contains=function(bR,e){return !!(bR.compareDocumentPosition(e)&16)}}else{by.contains=function(){return false}}}by.isXML=function(e){var bR=(e?e.ownerDocument||e:0).documentElement;return bR?bR.nodeName!=="HTML":false};var bM=function(bS,e,bW){var bV,bX=[],bU="",bY=e.nodeType?[e]:e;while((bV=bE.match.PSEUDO.exec(bS))){bU+=bV[0];bS=bS.replace(bE.match.PSEUDO,"")}bS=bE.relative[bS]?bS+"*":bS;for(var bT=0,bR=bY.length;bT0){for(bB=bA;bB=0:b.filter(e,this).length>0:this.filter(e).length>0)},closest:function(by,bx){var bv=[],bw,e,bz=this[0];if(b.isArray(by)){var bB=1;while(bz&&bz.ownerDocument&&bz!==bx){for(bw=0;bw-1:b.find.matchesSelector(bz,by)){bv.push(bz);break}else{bz=bz.parentNode;if(!bz||!bz.ownerDocument||bz===bx||bz.nodeType===11){break}}}}bv=bv.length>1?b.unique(bv):bv;return this.pushStack(bv,"closest",by)},index:function(e){if(!e){return(this[0]&&this[0].parentNode)?this.prevAll().length:-1}if(typeof e==="string"){return b.inArray(this[0],b(e))}return b.inArray(e.jquery?e[0]:e,this)},add:function(e,bv){var bx=typeof e==="string"?b(e,bv):b.makeArray(e&&e.nodeType?[e]:e),bw=b.merge(this.get(),bx);return this.pushStack(C(bx[0])||C(bw[0])?bw:b.unique(bw))},andSelf:function(){return this.add(this.prevObject)}});function C(e){return !e||!e.parentNode||e.parentNode.nodeType===11}b.each({parent:function(bv){var e=bv.parentNode;return e&&e.nodeType!==11?e:null},parents:function(e){return b.dir(e,"parentNode")},parentsUntil:function(bv,e,bw){return b.dir(bv,"parentNode",bw)},next:function(e){return b.nth(e,2,"nextSibling")},prev:function(e){return b.nth(e,2,"previousSibling")},nextAll:function(e){return b.dir(e,"nextSibling")},prevAll:function(e){return b.dir(e,"previousSibling")},nextUntil:function(bv,e,bw){return b.dir(bv,"nextSibling",bw)},prevUntil:function(bv,e,bw){return b.dir(bv,"previousSibling",bw)},siblings:function(e){return b.sibling(e.parentNode.firstChild,e)},children:function(e){return b.sibling(e.firstChild)},contents:function(e){return b.nodeName(e,"iframe")?e.contentDocument||e.contentWindow.document:b.makeArray(e.childNodes)}},function(e,bv){b.fn[e]=function(by,bw){var bx=b.map(this,bv,by);if(!ab.test(e)){bw=by}if(bw&&typeof bw==="string"){bx=b.filter(bw,bx)}bx=this.length>1&&!ay[e]?b.unique(bx):bx;if((this.length>1||a9.test(bw))&&aq.test(e)){bx=bx.reverse()}return this.pushStack(bx,e,P.call(arguments).join(","))}});b.extend({filter:function(bw,e,bv){if(bv){bw=":not("+bw+")"}return e.length===1?b.find.matchesSelector(e[0],bw)?[e[0]]:[]:b.find.matches(bw,e)},dir:function(bw,bv,by){var e=[],bx=bw[bv];while(bx&&bx.nodeType!==9&&(by===L||bx.nodeType!==1||!b(bx).is(by))){if(bx.nodeType===1){e.push(bx)}bx=bx[bv]}return e},nth:function(by,e,bw,bx){e=e||1;var bv=0;for(;by;by=by[bw]){if(by.nodeType===1&&++bv===e){break}}return by},sibling:function(bw,bv){var e=[];for(;bw;bw=bw.nextSibling){if(bw.nodeType===1&&bw!==bv){e.push(bw)}}return e}});function aG(bx,bw,e){bw=bw||0;if(b.isFunction(bw)){return b.grep(bx,function(bz,by){var bA=!!bw.call(bz,by,bz);return bA===e})}else{if(bw.nodeType){return b.grep(bx,function(bz,by){return(bz===bw)===e})}else{if(typeof bw==="string"){var bv=b.grep(bx,function(by){return by.nodeType===1});if(bp.test(bw)){return b.filter(bw,bv,!e)}else{bw=b.filter(bw,bv)}}}}return b.grep(bx,function(bz,by){return(b.inArray(bz,bw)>=0)===e})}function a(e){var bw=aR.split("|"),bv=e.createDocumentFragment();if(bv.createElement){while(bw.length){bv.createElement(bw.pop())}}return bv}var aR="abbr|article|aside|audio|canvas|datalist|details|figcaption|figure|footer|header|hgroup|mark|meter|nav|output|progress|section|summary|time|video",ag=/ jQuery\d+="(?:\d+|null)"/g,ar=/^\s+/,R=/<(?!area|br|col|embed|hr|img|input|link|meta|param)(([\w:]+)[^>]*)\/>/ig,d=/<([\w:]+)/,w=/",""],legend:[1,"
","
"],thead:[1,"","
"],tr:[2,"","
"],td:[3,"","
"],col:[2,"","
"],area:[1,"",""],_default:[0,"",""]},ac=a(av);
+ax.optgroup=ax.option;ax.tbody=ax.tfoot=ax.colgroup=ax.caption=ax.thead;ax.th=ax.td;if(!b.support.htmlSerialize){ax._default=[1,"div
","
"]}b.fn.extend({text:function(e){if(b.isFunction(e)){return this.each(function(bw){var bv=b(this);bv.text(e.call(this,bw,bv.text()))})}if(typeof e!=="object"&&e!==L){return this.empty().append((this[0]&&this[0].ownerDocument||av).createTextNode(e))}return b.text(this)},wrapAll:function(e){if(b.isFunction(e)){return this.each(function(bw){b(this).wrapAll(e.call(this,bw))})}if(this[0]){var bv=b(e,this[0].ownerDocument).eq(0).clone(true);if(this[0].parentNode){bv.insertBefore(this[0])}bv.map(function(){var bw=this;while(bw.firstChild&&bw.firstChild.nodeType===1){bw=bw.firstChild}return bw}).append(this)}return this},wrapInner:function(e){if(b.isFunction(e)){return this.each(function(bv){b(this).wrapInner(e.call(this,bv))})}return this.each(function(){var bv=b(this),bw=bv.contents();if(bw.length){bw.wrapAll(e)}else{bv.append(e)}})},wrap:function(e){var bv=b.isFunction(e);return this.each(function(bw){b(this).wrapAll(bv?e.call(this,bw):e)})},unwrap:function(){return this.parent().each(function(){if(!b.nodeName(this,"body")){b(this).replaceWith(this.childNodes)}}).end()},append:function(){return this.domManip(arguments,true,function(e){if(this.nodeType===1){this.appendChild(e)}})},prepend:function(){return this.domManip(arguments,true,function(e){if(this.nodeType===1){this.insertBefore(e,this.firstChild)}})},before:function(){if(this[0]&&this[0].parentNode){return this.domManip(arguments,false,function(bv){this.parentNode.insertBefore(bv,this)})}else{if(arguments.length){var e=b.clean(arguments);e.push.apply(e,this.toArray());return this.pushStack(e,"before",arguments)}}},after:function(){if(this[0]&&this[0].parentNode){return this.domManip(arguments,false,function(bv){this.parentNode.insertBefore(bv,this.nextSibling)})}else{if(arguments.length){var e=this.pushStack(this,"after",arguments);e.push.apply(e,b.clean(arguments));return e}}},remove:function(e,bx){for(var bv=0,bw;(bw=this[bv])!=null;bv++){if(!e||b.filter(e,[bw]).length){if(!bx&&bw.nodeType===1){b.cleanData(bw.getElementsByTagName("*"));b.cleanData([bw])}if(bw.parentNode){bw.parentNode.removeChild(bw)}}}return this},empty:function(){for(var e=0,bv;(bv=this[e])!=null;e++){if(bv.nodeType===1){b.cleanData(bv.getElementsByTagName("*"))}while(bv.firstChild){bv.removeChild(bv.firstChild)}}return this},clone:function(bv,e){bv=bv==null?false:bv;e=e==null?bv:e;return this.map(function(){return b.clone(this,bv,e)})},html:function(bx){if(bx===L){return this[0]&&this[0].nodeType===1?this[0].innerHTML.replace(ag,""):null}else{if(typeof bx==="string"&&!ae.test(bx)&&(b.support.leadingWhitespace||!ar.test(bx))&&!ax[(d.exec(bx)||["",""])[1].toLowerCase()]){bx=bx.replace(R,"<$1>");try{for(var bw=0,bv=this.length;bw1&&bw0?this.clone(true):this).get();b(bC[bA])[bv](by);bz=bz.concat(by)}return this.pushStack(bz,e,bC.selector)}}});function bg(e){if(typeof e.getElementsByTagName!=="undefined"){return e.getElementsByTagName("*")}else{if(typeof e.querySelectorAll!=="undefined"){return e.querySelectorAll("*")}else{return[]}}}function az(e){if(e.type==="checkbox"||e.type==="radio"){e.defaultChecked=e.checked}}function E(e){var bv=(e.nodeName||"").toLowerCase();if(bv==="input"){az(e)}else{if(bv!=="script"&&typeof e.getElementsByTagName!=="undefined"){b.grep(e.getElementsByTagName("input"),az)}}}function al(e){var bv=av.createElement("div");ac.appendChild(bv);bv.innerHTML=e.outerHTML;return bv.firstChild}b.extend({clone:function(by,bA,bw){var e,bv,bx,bz=b.support.html5Clone||!ah.test("<"+by.nodeName)?by.cloneNode(true):al(by);if((!b.support.noCloneEvent||!b.support.noCloneChecked)&&(by.nodeType===1||by.nodeType===11)&&!b.isXMLDoc(by)){ai(by,bz);e=bg(by);bv=bg(bz);for(bx=0;e[bx];++bx){if(bv[bx]){ai(e[bx],bv[bx])}}}if(bA){t(by,bz);if(bw){e=bg(by);bv=bg(bz);for(bx=0;e[bx];++bx){t(e[bx],bv[bx])}}}e=bv=null;return bz},clean:function(bw,by,bH,bA){var bF;by=by||av;if(typeof by.createElement==="undefined"){by=by.ownerDocument||by[0]&&by[0].ownerDocument||av}var bI=[],bB;for(var bE=0,bz;(bz=bw[bE])!=null;bE++){if(typeof bz==="number"){bz+=""}if(!bz){continue}if(typeof bz==="string"){if(!W.test(bz)){bz=by.createTextNode(bz)}else{bz=bz.replace(R,"<$1>");var bK=(d.exec(bz)||["",""])[1].toLowerCase(),bx=ax[bK]||ax._default,bD=bx[0],bv=by.createElement("div");if(by===av){ac.appendChild(bv)}else{a(by).appendChild(bv)}bv.innerHTML=bx[1]+bz+bx[2];while(bD--){bv=bv.lastChild}if(!b.support.tbody){var e=w.test(bz),bC=bK==="table"&&!e?bv.firstChild&&bv.firstChild.childNodes:bx[1]===""&&!e?bv.childNodes:[];for(bB=bC.length-1;bB>=0;--bB){if(b.nodeName(bC[bB],"tbody")&&!bC[bB].childNodes.length){bC[bB].parentNode.removeChild(bC[bB])}}}if(!b.support.leadingWhitespace&&ar.test(bz)){bv.insertBefore(by.createTextNode(ar.exec(bz)[0]),bv.firstChild)}bz=bv.childNodes}}var bG;if(!b.support.appendChecked){if(bz[0]&&typeof(bG=bz.length)==="number"){for(bB=0;bB=0){return bx+"px"}}else{return bx}}}});if(!b.support.opacity){b.cssHooks.opacity={get:function(bv,e){return au.test((e&&bv.currentStyle?bv.currentStyle.filter:bv.style.filter)||"")?(parseFloat(RegExp.$1)/100)+"":e?"1":""},set:function(by,bz){var bx=by.style,bv=by.currentStyle,e=b.isNumeric(bz)?"alpha(opacity="+bz*100+")":"",bw=bv&&bv.filter||bx.filter||"";bx.zoom=1;if(bz>=1&&b.trim(bw.replace(ak,""))===""){bx.removeAttribute("filter");if(bv&&!bv.filter){return}}bx.filter=ak.test(bw)?bw.replace(ak,e):bw+" "+e}}}b(function(){if(!b.support.reliableMarginRight){b.cssHooks.marginRight={get:function(bw,bv){var e;b.swap(bw,{display:"inline-block"},function(){if(bv){e=Z(bw,"margin-right","marginRight")}else{e=bw.style.marginRight}});return e}}}});if(av.defaultView&&av.defaultView.getComputedStyle){aI=function(by,bw){var bv,bx,e;bw=bw.replace(z,"-$1").toLowerCase();if((bx=by.ownerDocument.defaultView)&&(e=bx.getComputedStyle(by,null))){bv=e.getPropertyValue(bw);if(bv===""&&!b.contains(by.ownerDocument.documentElement,by)){bv=b.style(by,bw)}}return bv}}if(av.documentElement.currentStyle){aX=function(bz,bw){var bA,e,by,bv=bz.currentStyle&&bz.currentStyle[bw],bx=bz.style;if(bv===null&&bx&&(by=bx[bw])){bv=by}if(!bc.test(bv)&&bn.test(bv)){bA=bx.left;e=bz.runtimeStyle&&bz.runtimeStyle.left;if(e){bz.runtimeStyle.left=bz.currentStyle.left}bx.left=bw==="fontSize"?"1em":(bv||0);bv=bx.pixelLeft+"px";bx.left=bA;if(e){bz.runtimeStyle.left=e}}return bv===""?"auto":bv}}Z=aI||aX;function p(by,bw,bv){var bA=bw==="width"?by.offsetWidth:by.offsetHeight,bz=bw==="width"?an:a1,bx=0,e=bz.length;
+if(bA>0){if(bv!=="border"){for(;bx)<[^<]*)*<\/script>/gi,q=/^(?:select|textarea)/i,h=/\s+/,br=/([?&])_=[^&]*/,K=/^([\w\+\.\-]+:)(?:\/\/([^\/?#:]*)(?::(\d+))?)?/,A=b.fn.load,aa={},r={},aE,s,aV=["*/"]+["*"];try{aE=bl.href}catch(aw){aE=av.createElement("a");aE.href="";aE=aE.href}s=K.exec(aE.toLowerCase())||[];function f(e){return function(by,bA){if(typeof by!=="string"){bA=by;by="*"}if(b.isFunction(bA)){var bx=by.toLowerCase().split(h),bw=0,bz=bx.length,bv,bB,bC;for(;bw=0){var e=bw.slice(by,bw.length);bw=bw.slice(0,by)}var bx="GET";if(bz){if(b.isFunction(bz)){bA=bz;bz=L}else{if(typeof bz==="object"){bz=b.param(bz,b.ajaxSettings.traditional);bx="POST"}}}var bv=this;b.ajax({url:bw,type:bx,dataType:"html",data:bz,complete:function(bC,bB,bD){bD=bC.responseText;if(bC.isResolved()){bC.done(function(bE){bD=bE});bv.html(e?b("
").append(bD.replace(a6,"")).find(e):bD)}if(bA){bv.each(bA,[bD,bB,bC])}}});return this},serialize:function(){return b.param(this.serializeArray())},serializeArray:function(){return this.map(function(){return this.elements?b.makeArray(this.elements):this}).filter(function(){return this.name&&!this.disabled&&(this.checked||q.test(this.nodeName)||aZ.test(this.type))}).map(function(e,bv){var bw=b(this).val();return bw==null?null:b.isArray(bw)?b.map(bw,function(by,bx){return{name:bv.name,value:by.replace(bs,"\r\n")}}):{name:bv.name,value:bw.replace(bs,"\r\n")}}).get()}});b.each("ajaxStart ajaxStop ajaxComplete ajaxError ajaxSuccess ajaxSend".split(" "),function(e,bv){b.fn[bv]=function(bw){return this.on(bv,bw)}});b.each(["get","post"],function(e,bv){b[bv]=function(bw,by,bz,bx){if(b.isFunction(by)){bx=bx||bz;bz=by;by=L}return b.ajax({type:bv,url:bw,data:by,success:bz,dataType:bx})}});b.extend({getScript:function(e,bv){return b.get(e,L,bv,"script")},getJSON:function(e,bv,bw){return b.get(e,bv,bw,"json")},ajaxSetup:function(bv,e){if(e){am(bv,b.ajaxSettings)}else{e=bv;bv=b.ajaxSettings}am(bv,e);return bv},ajaxSettings:{url:aE,isLocal:aM.test(s[1]),global:true,type:"GET",contentType:"application/x-www-form-urlencoded",processData:true,async:true,accepts:{xml:"application/xml, text/xml",html:"text/html",text:"text/plain",json:"application/json, text/javascript","*":aV},contents:{xml:/xml/,html:/html/,json:/json/},responseFields:{xml:"responseXML",text:"responseText"},converters:{"* text":bb.String,"text html":true,"text json":b.parseJSON,"text xml":b.parseXML},flatOptions:{context:true,url:true}},ajaxPrefilter:f(aa),ajaxTransport:f(r),ajax:function(bz,bx){if(typeof bz==="object"){bx=bz;bz=L}bx=bx||{};var bD=b.ajaxSetup({},bx),bS=bD.context||bD,bG=bS!==bD&&(bS.nodeType||bS instanceof b)?b(bS):b.event,bR=b.Deferred(),bN=b.Callbacks("once memory"),bB=bD.statusCode||{},bC,bH={},bO={},bQ,by,bL,bE,bI,bA=0,bw,bK,bJ={readyState:0,setRequestHeader:function(bT,bU){if(!bA){var e=bT.toLowerCase();bT=bO[e]=bO[e]||bT;bH[bT]=bU}return this},getAllResponseHeaders:function(){return bA===2?bQ:null},getResponseHeader:function(bT){var e;if(bA===2){if(!by){by={};while((e=aD.exec(bQ))){by[e[1].toLowerCase()]=e[2]}}e=by[bT.toLowerCase()]}return e===L?null:e},overrideMimeType:function(e){if(!bA){bD.mimeType=e}return this},abort:function(e){e=e||"abort";if(bL){bL.abort(e)}bF(0,e);return this}};function bF(bZ,bU,b0,bW){if(bA===2){return}bA=2;if(bE){clearTimeout(bE)}bL=L;bQ=bW||"";bJ.readyState=bZ>0?4:0;var bT,b4,b3,bX=bU,bY=b0?bj(bD,bJ,b0):L,bV,b2;if(bZ>=200&&bZ<300||bZ===304){if(bD.ifModified){if((bV=bJ.getResponseHeader("Last-Modified"))){b.lastModified[bC]=bV}if((b2=bJ.getResponseHeader("Etag"))){b.etag[bC]=b2}}if(bZ===304){bX="notmodified";bT=true}else{try{b4=G(bD,bY);bX="success";bT=true}catch(b1){bX="parsererror";b3=b1}}}else{b3=bX;if(!bX||bZ){bX="error";if(bZ<0){bZ=0}}}bJ.status=bZ;bJ.statusText=""+(bU||bX);if(bT){bR.resolveWith(bS,[b4,bX,bJ])}else{bR.rejectWith(bS,[bJ,bX,b3])}bJ.statusCode(bB);bB=L;if(bw){bG.trigger("ajax"+(bT?"Success":"Error"),[bJ,bD,bT?b4:b3])}bN.fireWith(bS,[bJ,bX]);if(bw){bG.trigger("ajaxComplete",[bJ,bD]);if(!(--b.active)){b.event.trigger("ajaxStop")}}}bR.promise(bJ);bJ.success=bJ.done;bJ.error=bJ.fail;bJ.complete=bN.add;bJ.statusCode=function(bT){if(bT){var e;if(bA<2){for(e in bT){bB[e]=[bB[e],bT[e]]}}else{e=bT[bJ.status];bJ.then(e,e)}}return this};bD.url=((bz||bD.url)+"").replace(bq,"").replace(c,s[1]+"//");bD.dataTypes=b.trim(bD.dataType||"*").toLowerCase().split(h);if(bD.crossDomain==null){bI=K.exec(bD.url.toLowerCase());bD.crossDomain=!!(bI&&(bI[1]!=s[1]||bI[2]!=s[2]||(bI[3]||(bI[1]==="http:"?80:443))!=(s[3]||(s[1]==="http:"?80:443))))}if(bD.data&&bD.processData&&typeof bD.data!=="string"){bD.data=b.param(bD.data,bD.traditional)}aW(aa,bD,bx,bJ);if(bA===2){return false}bw=bD.global;bD.type=bD.type.toUpperCase();bD.hasContent=!aQ.test(bD.type);if(bw&&b.active++===0){b.event.trigger("ajaxStart")}if(!bD.hasContent){if(bD.data){bD.url+=(M.test(bD.url)?"&":"?")+bD.data;delete bD.data}bC=bD.url;if(bD.cache===false){var bv=b.now(),bP=bD.url.replace(br,"$1_="+bv);bD.url=bP+((bP===bD.url)?(M.test(bD.url)?"&":"?")+"_="+bv:"")}}if(bD.data&&bD.hasContent&&bD.contentType!==false||bx.contentType){bJ.setRequestHeader("Content-Type",bD.contentType)}if(bD.ifModified){bC=bC||bD.url;if(b.lastModified[bC]){bJ.setRequestHeader("If-Modified-Since",b.lastModified[bC])}if(b.etag[bC]){bJ.setRequestHeader("If-None-Match",b.etag[bC])}}bJ.setRequestHeader("Accept",bD.dataTypes[0]&&bD.accepts[bD.dataTypes[0]]?bD.accepts[bD.dataTypes[0]]+(bD.dataTypes[0]!=="*"?", "+aV+"; q=0.01":""):bD.accepts["*"]);for(bK in bD.headers){bJ.setRequestHeader(bK,bD.headers[bK])}if(bD.beforeSend&&(bD.beforeSend.call(bS,bJ,bD)===false||bA===2)){bJ.abort();return false}for(bK in {success:1,error:1,complete:1}){bJ[bK](bD[bK])}bL=aW(r,bD,bx,bJ);if(!bL){bF(-1,"No Transport")}else{bJ.readyState=1;if(bw){bG.trigger("ajaxSend",[bJ,bD])}if(bD.async&&bD.timeout>0){bE=setTimeout(function(){bJ.abort("timeout")},bD.timeout)}try{bA=1;bL.send(bH,bF)}catch(bM){if(bA<2){bF(-1,bM)}else{throw bM}}}return bJ},param:function(e,bw){var bv=[],by=function(bz,bA){bA=b.isFunction(bA)?bA():bA;bv[bv.length]=encodeURIComponent(bz)+"="+encodeURIComponent(bA)};if(bw===L){bw=b.ajaxSettings.traditional}if(b.isArray(e)||(e.jquery&&!b.isPlainObject(e))){b.each(e,function(){by(this.name,this.value)})}else{for(var bx in e){v(bx,e[bx],bw,by)}}return bv.join("&").replace(k,"+")}});function v(bw,by,bv,bx){if(b.isArray(by)){b.each(by,function(bA,bz){if(bv||ap.test(bw)){bx(bw,bz)}else{v(bw+"["+(typeof bz==="object"||b.isArray(bz)?bA:"")+"]",bz,bv,bx)}})}else{if(!bv&&by!=null&&typeof by==="object"){for(var e in by){v(bw+"["+e+"]",by[e],bv,bx)}}else{bx(bw,by)}}}b.extend({active:0,lastModified:{},etag:{}});function bj(bD,bC,bz){var bv=bD.contents,bB=bD.dataTypes,bw=bD.responseFields,by,bA,bx,e;for(bA in bw){if(bA in bz){bC[bw[bA]]=bz[bA]}}while(bB[0]==="*"){bB.shift();if(by===L){by=bD.mimeType||bC.getResponseHeader("content-type")}}if(by){for(bA in bv){if(bv[bA]&&bv[bA].test(by)){bB.unshift(bA);break}}}if(bB[0] in bz){bx=bB[0]}else{for(bA in bz){if(!bB[0]||bD.converters[bA+" "+bB[0]]){bx=bA;break}if(!e){e=bA}}bx=bx||e}if(bx){if(bx!==bB[0]){bB.unshift(bx)}return bz[bx]}}function G(bH,bz){if(bH.dataFilter){bz=bH.dataFilter(bz,bH.dataType)}var bD=bH.dataTypes,bG={},bA,bE,bw=bD.length,bB,bC=bD[0],bx,by,bF,bv,e;for(bA=1;bA=bw.duration+this.startTime){this.now=this.end;this.pos=this.state=1;this.update();bw.animatedProperties[this.prop]=true;for(bA in bw.animatedProperties){if(bw.animatedProperties[bA]!==true){e=false}}if(e){if(bw.overflow!=null&&!b.support.shrinkWrapBlocks){b.each(["","X","Y"],function(bC,bD){bz.style["overflow"+bD]=bw.overflow[bC]})}if(bw.hide){b(bz).hide()}if(bw.hide||bw.show){for(bA in bw.animatedProperties){b.style(bz,bA,bw.orig[bA]);b.removeData(bz,"fxshow"+bA,true);b.removeData(bz,"toggle"+bA,true)}}bv=bw.complete;if(bv){bw.complete=false;bv.call(bz)}}return false}else{if(bw.duration==Infinity){this.now=bx}else{bB=bx-this.startTime;this.state=bB/bw.duration;this.pos=b.easing[bw.animatedProperties[this.prop]](this.state,bB,0,1,bw.duration);this.now=this.start+((this.end-this.start)*this.pos)}this.update()}return true}};b.extend(b.fx,{tick:function(){var bw,bv=b.timers,e=0;for(;e").appendTo(e),bw=bv.css("display");bv.remove();if(bw==="none"||bw===""){if(!a8){a8=av.createElement("iframe");a8.frameBorder=a8.width=a8.height=0}e.appendChild(a8);if(!m||!a8.createElement){m=(a8.contentWindow||a8.contentDocument).document;m.write((av.compatMode==="CSS1Compat"?"":"")+"");m.close()}bv=m.createElement(bx);m.body.appendChild(bv);bw=b.css(bv,"display");e.removeChild(a8)}Q[bx]=bw}return Q[bx]}var V=/^t(?:able|d|h)$/i,ad=/^(?:body|html)$/i;if("getBoundingClientRect" in av.documentElement){b.fn.offset=function(bI){var by=this[0],bB;if(bI){return this.each(function(e){b.offset.setOffset(this,bI,e)})}if(!by||!by.ownerDocument){return null}if(by===by.ownerDocument.body){return b.offset.bodyOffset(by)}try{bB=by.getBoundingClientRect()}catch(bF){}var bH=by.ownerDocument,bw=bH.documentElement;if(!bB||!b.contains(bw,by)){return bB?{top:bB.top,left:bB.left}:{top:0,left:0}}var bC=bH.body,bD=aK(bH),bA=bw.clientTop||bC.clientTop||0,bE=bw.clientLeft||bC.clientLeft||0,bv=bD.pageYOffset||b.support.boxModel&&bw.scrollTop||bC.scrollTop,bz=bD.pageXOffset||b.support.boxModel&&bw.scrollLeft||bC.scrollLeft,bG=bB.top+bv-bA,bx=bB.left+bz-bE;return{top:bG,left:bx}}}else{b.fn.offset=function(bF){var bz=this[0];if(bF){return this.each(function(bG){b.offset.setOffset(this,bF,bG)})}if(!bz||!bz.ownerDocument){return null}if(bz===bz.ownerDocument.body){return b.offset.bodyOffset(bz)}var bC,bw=bz.offsetParent,bv=bz,bE=bz.ownerDocument,bx=bE.documentElement,bA=bE.body,bB=bE.defaultView,e=bB?bB.getComputedStyle(bz,null):bz.currentStyle,bD=bz.offsetTop,by=bz.offsetLeft;while((bz=bz.parentNode)&&bz!==bA&&bz!==bx){if(b.support.fixedPosition&&e.position==="fixed"){break}bC=bB?bB.getComputedStyle(bz,null):bz.currentStyle;bD-=bz.scrollTop;by-=bz.scrollLeft;if(bz===bw){bD+=bz.offsetTop;by+=bz.offsetLeft;if(b.support.doesNotAddBorder&&!(b.support.doesAddBorderForTableAndCells&&V.test(bz.nodeName))){bD+=parseFloat(bC.borderTopWidth)||0;by+=parseFloat(bC.borderLeftWidth)||0}bv=bw;bw=bz.offsetParent}if(b.support.subtractsBorderForOverflowNotVisible&&bC.overflow!=="visible"){bD+=parseFloat(bC.borderTopWidth)||0;by+=parseFloat(bC.borderLeftWidth)||0}e=bC}if(e.position==="relative"||e.position==="static"){bD+=bA.offsetTop;by+=bA.offsetLeft}if(b.support.fixedPosition&&e.position==="fixed"){bD+=Math.max(bx.scrollTop,bA.scrollTop);by+=Math.max(bx.scrollLeft,bA.scrollLeft)}return{top:bD,left:by}}}b.offset={bodyOffset:function(e){var bw=e.offsetTop,bv=e.offsetLeft;if(b.support.doesNotIncludeMarginInBodyOffset){bw+=parseFloat(b.css(e,"marginTop"))||0;bv+=parseFloat(b.css(e,"marginLeft"))||0}return{top:bw,left:bv}},setOffset:function(bx,bG,bA){var bB=b.css(bx,"position");if(bB==="static"){bx.style.position="relative"}var bz=b(bx),bv=bz.offset(),e=b.css(bx,"top"),bE=b.css(bx,"left"),bF=(bB==="absolute"||bB==="fixed")&&b.inArray("auto",[e,bE])>-1,bD={},bC={},bw,by;if(bF){bC=bz.position();bw=bC.top;by=bC.left}else{bw=parseFloat(e)||0;by=parseFloat(bE)||0}if(b.isFunction(bG)){bG=bG.call(bx,bA,bv)}if(bG.top!=null){bD.top=(bG.top-bv.top)+bw}if(bG.left!=null){bD.left=(bG.left-bv.left)+by}if("using" in bG){bG.using.call(bx,bD)}else{bz.css(bD)}}};b.fn.extend({position:function(){if(!this[0]){return null}var bw=this[0],bv=this.offsetParent(),bx=this.offset(),e=ad.test(bv[0].nodeName)?{top:0,left:0}:bv.offset();bx.top-=parseFloat(b.css(bw,"marginTop"))||0;bx.left-=parseFloat(b.css(bw,"marginLeft"))||0;e.top+=parseFloat(b.css(bv[0],"borderTopWidth"))||0;e.left+=parseFloat(b.css(bv[0],"borderLeftWidth"))||0;return{top:bx.top-e.top,left:bx.left-e.left}},offsetParent:function(){return this.map(function(){var e=this.offsetParent||av.body;while(e&&(!ad.test(e.nodeName)&&b.css(e,"position")==="static")){e=e.offsetParent}return e})}});b.each(["Left","Top"],function(bv,e){var bw="scroll"+e;b.fn[bw]=function(bz){var bx,by;if(bz===L){bx=this[0];if(!bx){return null}by=aK(bx);return by?("pageXOffset" in by)?by[bv?"pageYOffset":"pageXOffset"]:b.support.boxModel&&by.document.documentElement[bw]||by.document.body[bw]:bx[bw]}return this.each(function(){by=aK(this);if(by){by.scrollTo(!bv?bz:b(by).scrollLeft(),bv?bz:b(by).scrollTop())}else{this[bw]=bz}})}});function aK(e){return b.isWindow(e)?e:e.nodeType===9?e.defaultView||e.parentWindow:false}b.each(["Height","Width"],function(bv,e){var bw=e.toLowerCase();b.fn["inner"+e]=function(){var bx=this[0];return bx?bx.style?parseFloat(b.css(bx,bw,"padding")):this[bw]():null};b.fn["outer"+e]=function(by){var bx=this[0];return bx?bx.style?parseFloat(b.css(bx,bw,by?"margin":"border")):this[bw]():null};b.fn[bw]=function(bz){var bA=this[0];if(!bA){return bz==null?null:this}if(b.isFunction(bz)){return this.each(function(bE){var bD=b(this);bD[bw](bz.call(this,bE,bD[bw]()))})}if(b.isWindow(bA)){var bB=bA.document.documentElement["client"+e],bx=bA.document.body;return bA.document.compatMode==="CSS1Compat"&&bB||bx&&bx["client"+e]||bB}else{if(bA.nodeType===9){return Math.max(bA.documentElement["client"+e],bA.body["scroll"+e],bA.documentElement["scroll"+e],bA.body["offset"+e],bA.documentElement["offset"+e])}else{if(bz===L){var bC=b.css(bA,bw),by=parseFloat(bC);return b.isNumeric(by)?by:bC}else{return this.css(bw,typeof bz==="string"?bz:bz+"px")}}}}});bb.jQuery=bb.$=b;if(typeof define==="function"&&define.amd&&define.amd.jQuery){define("jquery",[],function(){return b
+})}})(window);
+/*!
+ * jQuery UI 1.8.18
+ *
+ * Copyright 2011, AUTHORS.txt (http://jqueryui.com/about)
+ * Dual licensed under the MIT or GPL Version 2 licenses.
+ * http://jquery.org/license
+ *
+ * http://docs.jquery.com/UI
+ */
+(function(a,d){a.ui=a.ui||{};if(a.ui.version){return}a.extend(a.ui,{version:"1.8.18",keyCode:{ALT:18,BACKSPACE:8,CAPS_LOCK:20,COMMA:188,COMMAND:91,COMMAND_LEFT:91,COMMAND_RIGHT:93,CONTROL:17,DELETE:46,DOWN:40,END:35,ENTER:13,ESCAPE:27,HOME:36,INSERT:45,LEFT:37,MENU:93,NUMPAD_ADD:107,NUMPAD_DECIMAL:110,NUMPAD_DIVIDE:111,NUMPAD_ENTER:108,NUMPAD_MULTIPLY:106,NUMPAD_SUBTRACT:109,PAGE_DOWN:34,PAGE_UP:33,PERIOD:190,RIGHT:39,SHIFT:16,SPACE:32,TAB:9,UP:38,WINDOWS:91}});a.fn.extend({propAttr:a.fn.prop||a.fn.attr,_focus:a.fn.focus,focus:function(e,f){return typeof e==="number"?this.each(function(){var g=this;setTimeout(function(){a(g).focus();if(f){f.call(g)}},e)}):this._focus.apply(this,arguments)},scrollParent:function(){var e;if((a.browser.msie&&(/(static|relative)/).test(this.css("position")))||(/absolute/).test(this.css("position"))){e=this.parents().filter(function(){return(/(relative|absolute|fixed)/).test(a.curCSS(this,"position",1))&&(/(auto|scroll)/).test(a.curCSS(this,"overflow",1)+a.curCSS(this,"overflow-y",1)+a.curCSS(this,"overflow-x",1))}).eq(0)}else{e=this.parents().filter(function(){return(/(auto|scroll)/).test(a.curCSS(this,"overflow",1)+a.curCSS(this,"overflow-y",1)+a.curCSS(this,"overflow-x",1))}).eq(0)}return(/fixed/).test(this.css("position"))||!e.length?a(document):e},zIndex:function(h){if(h!==d){return this.css("zIndex",h)}if(this.length){var f=a(this[0]),e,g;while(f.length&&f[0]!==document){e=f.css("position");if(e==="absolute"||e==="relative"||e==="fixed"){g=parseInt(f.css("zIndex"),10);if(!isNaN(g)&&g!==0){return g}}f=f.parent()}}return 0},disableSelection:function(){return this.bind((a.support.selectstart?"selectstart":"mousedown")+".ui-disableSelection",function(e){e.preventDefault()})},enableSelection:function(){return this.unbind(".ui-disableSelection")}});a.each(["Width","Height"],function(g,e){var f=e==="Width"?["Left","Right"]:["Top","Bottom"],h=e.toLowerCase(),k={innerWidth:a.fn.innerWidth,innerHeight:a.fn.innerHeight,outerWidth:a.fn.outerWidth,outerHeight:a.fn.outerHeight};function j(m,l,i,n){a.each(f,function(){l-=parseFloat(a.curCSS(m,"padding"+this,true))||0;if(i){l-=parseFloat(a.curCSS(m,"border"+this+"Width",true))||0}if(n){l-=parseFloat(a.curCSS(m,"margin"+this,true))||0}});return l}a.fn["inner"+e]=function(i){if(i===d){return k["inner"+e].call(this)}return this.each(function(){a(this).css(h,j(this,i)+"px")})};a.fn["outer"+e]=function(i,l){if(typeof i!=="number"){return k["outer"+e].call(this,i)}return this.each(function(){a(this).css(h,j(this,i,true,l)+"px")})}});function c(g,e){var j=g.nodeName.toLowerCase();if("area"===j){var i=g.parentNode,h=i.name,f;if(!g.href||!h||i.nodeName.toLowerCase()!=="map"){return false}f=a("img[usemap=#"+h+"]")[0];return !!f&&b(f)}return(/input|select|textarea|button|object/.test(j)?!g.disabled:"a"==j?g.href||e:e)&&b(g)}function b(e){return !a(e).parents().andSelf().filter(function(){return a.curCSS(this,"visibility")==="hidden"||a.expr.filters.hidden(this)}).length}a.extend(a.expr[":"],{data:function(g,f,e){return !!a.data(g,e[3])},focusable:function(e){return c(e,!isNaN(a.attr(e,"tabindex")))},tabbable:function(g){var e=a.attr(g,"tabindex"),f=isNaN(e);return(f||e>=0)&&c(g,!f)}});a(function(){var e=document.body,f=e.appendChild(f=document.createElement("div"));f.offsetHeight;a.extend(f.style,{minHeight:"100px",height:"auto",padding:0,borderWidth:0});a.support.minHeight=f.offsetHeight===100;a.support.selectstart="onselectstart" in f;e.removeChild(f).style.display="none"});a.extend(a.ui,{plugin:{add:function(f,g,j){var h=a.ui[f].prototype;for(var e in j){h.plugins[e]=h.plugins[e]||[];h.plugins[e].push([g,j[e]])}},call:function(e,g,f){var j=e.plugins[g];if(!j||!e.element[0].parentNode){return}for(var h=0;h0){return true}h[e]=1;g=(h[e]>0);h[e]=0;return g},isOverAxis:function(f,e,g){return(f>e)&&(f<(e+g))},isOver:function(j,f,i,h,e,g){return a.ui.isOverAxis(j,i,e)&&a.ui.isOverAxis(f,h,g)}})})(jQuery);/*!
+ * jQuery UI Widget 1.8.18
+ *
+ * Copyright 2011, AUTHORS.txt (http://jqueryui.com/about)
+ * Dual licensed under the MIT or GPL Version 2 licenses.
+ * http://jquery.org/license
+ *
+ * http://docs.jquery.com/UI/Widget
+ */
+(function(b,d){if(b.cleanData){var c=b.cleanData;b.cleanData=function(f){for(var g=0,h;(h=f[g])!=null;g++){try{b(h).triggerHandler("remove")}catch(j){}}c(f)}}else{var a=b.fn.remove;b.fn.remove=function(e,f){return this.each(function(){if(!f){if(!e||b.filter(e,[this]).length){b("*",this).add([this]).each(function(){try{b(this).triggerHandler("remove")}catch(g){}})}}return a.call(b(this),e,f)})}}b.widget=function(f,h,e){var g=f.split(".")[0],j;f=f.split(".")[1];j=g+"-"+f;if(!e){e=h;h=b.Widget}b.expr[":"][j]=function(k){return !!b.data(k,f)};b[g]=b[g]||{};b[g][f]=function(k,l){if(arguments.length){this._createWidget(k,l)}};var i=new h();i.options=b.extend(true,{},i.options);b[g][f].prototype=b.extend(true,i,{namespace:g,widgetName:f,widgetEventPrefix:b[g][f].prototype.widgetEventPrefix||f,widgetBaseClass:j},e);b.widget.bridge(f,b[g][f])};b.widget.bridge=function(f,e){b.fn[f]=function(i){var g=typeof i==="string",h=Array.prototype.slice.call(arguments,1),j=this;i=!g&&h.length?b.extend.apply(null,[true,i].concat(h)):i;if(g&&i.charAt(0)==="_"){return j}if(g){this.each(function(){var k=b.data(this,f),l=k&&b.isFunction(k[i])?k[i].apply(k,h):k;if(l!==k&&l!==d){j=l;return false}})}else{this.each(function(){var k=b.data(this,f);if(k){k.option(i||{})._init()}else{b.data(this,f,new e(i,this))}})}return j}};b.Widget=function(e,f){if(arguments.length){this._createWidget(e,f)}};b.Widget.prototype={widgetName:"widget",widgetEventPrefix:"",options:{disabled:false},_createWidget:function(f,g){b.data(g,this.widgetName,this);this.element=b(g);this.options=b.extend(true,{},this.options,this._getCreateOptions(),f);var e=this;this.element.bind("remove."+this.widgetName,function(){e.destroy()});this._create();this._trigger("create");this._init()},_getCreateOptions:function(){return b.metadata&&b.metadata.get(this.element[0])[this.widgetName]},_create:function(){},_init:function(){},destroy:function(){this.element.unbind("."+this.widgetName).removeData(this.widgetName);this.widget().unbind("."+this.widgetName).removeAttr("aria-disabled").removeClass(this.widgetBaseClass+"-disabled ui-state-disabled")},widget:function(){return this.element},option:function(f,g){var e=f;if(arguments.length===0){return b.extend({},this.options)}if(typeof f==="string"){if(g===d){return this.options[f]}e={};e[f]=g}this._setOptions(e);return this},_setOptions:function(f){var e=this;b.each(f,function(g,h){e._setOption(g,h)});return this},_setOption:function(e,f){this.options[e]=f;if(e==="disabled"){this.widget()[f?"addClass":"removeClass"](this.widgetBaseClass+"-disabled ui-state-disabled").attr("aria-disabled",f)}return this},enable:function(){return this._setOption("disabled",false)},disable:function(){return this._setOption("disabled",true)},_trigger:function(e,f,g){var j,i,h=this.options[e];g=g||{};f=b.Event(f);f.type=(e===this.widgetEventPrefix?e:this.widgetEventPrefix+e).toLowerCase();f.target=this.element[0];i=f.originalEvent;if(i){for(j in i){if(!(j in f)){f[j]=i[j]}}}this.element.trigger(f,g);return !(b.isFunction(h)&&h.call(this.element[0],f,g)===false||f.isDefaultPrevented())}}})(jQuery);/*!
+ * jQuery UI Mouse 1.8.18
+ *
+ * Copyright 2011, AUTHORS.txt (http://jqueryui.com/about)
+ * Dual licensed under the MIT or GPL Version 2 licenses.
+ * http://jquery.org/license
+ *
+ * http://docs.jquery.com/UI/Mouse
+ *
+ * Depends:
+ *	jquery.ui.widget.js
+ */
+(function(b,c){var a=false;b(document).mouseup(function(d){a=false});b.widget("ui.mouse",{options:{cancel:":input,option",distance:1,delay:0},_mouseInit:function(){var d=this;this.element.bind("mousedown."+this.widgetName,function(e){return d._mouseDown(e)}).bind("click."+this.widgetName,function(e){if(true===b.data(e.target,d.widgetName+".preventClickEvent")){b.removeData(e.target,d.widgetName+".preventClickEvent");e.stopImmediatePropagation();return false}});this.started=false},_mouseDestroy:function(){this.element.unbind("."+this.widgetName)},_mouseDown:function(f){if(a){return}(this._mouseStarted&&this._mouseUp(f));this._mouseDownEvent=f;var e=this,g=(f.which==1),d=(typeof this.options.cancel=="string"&&f.target.nodeName?b(f.target).closest(this.options.cancel).length:false);if(!g||d||!this._mouseCapture(f)){return true}this.mouseDelayMet=!this.options.delay;if(!this.mouseDelayMet){this._mouseDelayTimer=setTimeout(function(){e.mouseDelayMet=true},this.options.delay)}if(this._mouseDistanceMet(f)&&this._mouseDelayMet(f)){this._mouseStarted=(this._mouseStart(f)!==false);if(!this._mouseStarted){f.preventDefault();return true}}if(true===b.data(f.target,this.widgetName+".preventClickEvent")){b.removeData(f.target,this.widgetName+".preventClickEvent")}this._mouseMoveDelegate=function(h){return e._mouseMove(h)};this._mouseUpDelegate=function(h){return e._mouseUp(h)};b(document).bind("mousemove."+this.widgetName,this._mouseMoveDelegate).bind("mouseup."+this.widgetName,this._mouseUpDelegate);f.preventDefault();a=true;return true},_mouseMove:function(d){if(b.browser.msie&&!(document.documentMode>=9)&&!d.button){return this._mouseUp(d)}if(this._mouseStarted){this._mouseDrag(d);return d.preventDefault()}if(this._mouseDistanceMet(d)&&this._mouseDelayMet(d)){this._mouseStarted=(this._mouseStart(this._mouseDownEvent,d)!==false);(this._mouseStarted?this._mouseDrag(d):this._mouseUp(d))}return !this._mouseStarted},_mouseUp:function(d){b(document).unbind("mousemove."+this.widgetName,this._mouseMoveDelegate).unbind("mouseup."+this.widgetName,this._mouseUpDelegate);if(this._mouseStarted){this._mouseStarted=false;if(d.target==this._mouseDownEvent.target){b.data(d.target,this.widgetName+".preventClickEvent",true)}this._mouseStop(d)}return false},_mouseDistanceMet:function(d){return(Math.max(Math.abs(this._mouseDownEvent.pageX-d.pageX),Math.abs(this._mouseDownEvent.pageY-d.pageY))>=this.options.distance)},_mouseDelayMet:function(d){return this.mouseDelayMet},_mouseStart:function(d){},_mouseDrag:function(d){},_mouseStop:function(d){},_mouseCapture:function(d){return true}})})(jQuery);(function(c,d){c.widget("ui.resizable",c.ui.mouse,{widgetEventPrefix:"resize",options:{alsoResize:false,animate:false,animateDuration:"slow",animateEasing:"swing",aspectRatio:false,autoHide:false,containment:false,ghost:false,grid:false,handles:"e,s,se",helper:false,maxHeight:null,maxWidth:null,minHeight:10,minWidth:10,zIndex:1000},_create:function(){var f=this,k=this.options;this.element.addClass("ui-resizable");c.extend(this,{_aspectRatio:!!(k.aspectRatio),aspectRatio:k.aspectRatio,originalElement:this.element,_proportionallyResizeElements:[],_helper:k.helper||k.ghost||k.animate?k.helper||"ui-resizable-helper":null});if(this.element[0].nodeName.match(/canvas|textarea|input|select|button|img/i)){this.element.wrap(c('
').css({position:this.element.css("position"),width:this.element.outerWidth(),height:this.element.outerHeight(),top:this.element.css("top"),left:this.element.css("left")}));this.element=this.element.parent().data("resizable",this.element.data("resizable"));this.elementIsWrapper=true;this.element.css({marginLeft:this.originalElement.css("marginLeft"),marginTop:this.originalElement.css("marginTop"),marginRight:this.originalElement.css("marginRight"),marginBottom:this.originalElement.css("marginBottom")});this.originalElement.css({marginLeft:0,marginTop:0,marginRight:0,marginBottom:0});this.originalResizeStyle=this.originalElement.css("resize");this.originalElement.css("resize","none");this._proportionallyResizeElements.push(this.originalElement.css({position:"static",zoom:1,display:"block"}));this.originalElement.css({margin:this.originalElement.css("margin")});this._proportionallyResize()}this.handles=k.handles||(!c(".ui-resizable-handle",this.element).length?"e,s,se":{n:".ui-resizable-n",e:".ui-resizable-e",s:".ui-resizable-s",w:".ui-resizable-w",se:".ui-resizable-se",sw:".ui-resizable-sw",ne:".ui-resizable-ne",nw:".ui-resizable-nw"});if(this.handles.constructor==String){if(this.handles=="all"){this.handles="n,e,s,w,se,sw,ne,nw"}var l=this.handles.split(",");this.handles={};for(var g=0;g
');if(/sw|se|ne|nw/.test(j)){h.css({zIndex:++k.zIndex})}if("se"==j){h.addClass("ui-icon ui-icon-gripsmall-diagonal-se")}this.handles[j]=".ui-resizable-"+j;this.element.append(h)}}this._renderAxis=function(q){q=q||this.element;for(var n in this.handles){if(this.handles[n].constructor==String){this.handles[n]=c(this.handles[n],this.element).show()}if(this.elementIsWrapper&&this.originalElement[0].nodeName.match(/textarea|input|select|button/i)){var o=c(this.handles[n],this.element),p=0;p=/sw|ne|nw|se|n|s/.test(n)?o.outerHeight():o.outerWidth();var m=["padding",/ne|nw|n/.test(n)?"Top":/se|sw|s/.test(n)?"Bottom":/^e$/.test(n)?"Right":"Left"].join("");q.css(m,p);this._proportionallyResize()}if(!c(this.handles[n]).length){continue}}};this._renderAxis(this.element);this._handles=c(".ui-resizable-handle",this.element).disableSelection();this._handles.mouseover(function(){if(!f.resizing){if(this.className){var i=this.className.match(/ui-resizable-(se|sw|ne|nw|n|e|s|w)/i)}f.axis=i&&i[1]?i[1]:"se"}});if(k.autoHide){this._handles.hide();c(this.element).addClass("ui-resizable-autohide").hover(function(){if(k.disabled){return}c(this).removeClass("ui-resizable-autohide");f._handles.show()},function(){if(k.disabled){return}if(!f.resizing){c(this).addClass("ui-resizable-autohide");f._handles.hide()}})}this._mouseInit()},destroy:function(){this._mouseDestroy();var e=function(g){c(g).removeClass("ui-resizable ui-resizable-disabled ui-resizable-resizing").removeData("resizable").unbind(".resizable").find(".ui-resizable-handle").remove()};if(this.elementIsWrapper){e(this.element);var f=this.element;f.after(this.originalElement.css({position:f.css("position"),width:f.outerWidth(),height:f.outerHeight(),top:f.css("top"),left:f.css("left")})).remove()}this.originalElement.css("resize",this.originalResizeStyle);e(this.originalElement);return this},_mouseCapture:function(f){var g=false;for(var e in this.handles){if(c(this.handles[e])[0]==f.target){g=true}}return !this.options.disabled&&g},_mouseStart:function(g){var j=this.options,f=this.element.position(),e=this.element;this.resizing=true;this.documentScroll={top:c(document).scrollTop(),left:c(document).scrollLeft()};if(e.is(".ui-draggable")||(/absolute/).test(e.css("position"))){e.css({position:"absolute",top:f.top,left:f.left})}this._renderProxy();var k=b(this.helper.css("left")),h=b(this.helper.css("top"));if(j.containment){k+=c(j.containment).scrollLeft()||0;h+=c(j.containment).scrollTop()||0}this.offset=this.helper.offset();this.position={left:k,top:h};this.size=this._helper?{width:e.outerWidth(),height:e.outerHeight()}:{width:e.width(),height:e.height()};this.originalSize=this._helper?{width:e.outerWidth(),height:e.outerHeight()}:{width:e.width(),height:e.height()};this.originalPosition={left:k,top:h};this.sizeDiff={width:e.outerWidth()-e.width(),height:e.outerHeight()-e.height()};this.originalMousePosition={left:g.pageX,top:g.pageY};this.aspectRatio=(typeof j.aspectRatio=="number")?j.aspectRatio:((this.originalSize.width/this.originalSize.height)||1);var i=c(".ui-resizable-"+this.axis).css("cursor");c("body").css("cursor",i=="auto"?this.axis+"-resize":i);e.addClass("ui-resizable-resizing");this._propagate("start",g);return true},_mouseDrag:function(e){var h=this.helper,g=this.options,m={},q=this,j=this.originalMousePosition,n=this.axis;var r=(e.pageX-j.left)||0,p=(e.pageY-j.top)||0;var i=this._change[n];if(!i){return false}var l=i.apply(this,[e,r,p]),k=c.browser.msie&&c.browser.version<7,f=this.sizeDiff;this._updateVirtualBoundaries(e.shiftKey);if(this._aspectRatio||e.shiftKey){l=this._updateRatio(l,e)}l=this._respectSize(l,e);this._propagate("resize",e);h.css({top:this.position.top+"px",left:this.position.left+"px",width:this.size.width+"px",height:this.size.height+"px"});if(!this._helper&&this._proportionallyResizeElements.length){this._proportionallyResize()}this._updateCache(l);this._trigger("resize",e,this.ui());return false},_mouseStop:function(h){this.resizing=false;var i=this.options,m=this;if(this._helper){var g=this._proportionallyResizeElements,e=g.length&&(/textarea/i).test(g[0].nodeName),f=e&&c.ui.hasScroll(g[0],"left")?0:m.sizeDiff.height,k=e?0:m.sizeDiff.width;var n={width:(m.helper.width()-k),height:(m.helper.height()-f)},j=(parseInt(m.element.css("left"),10)+(m.position.left-m.originalPosition.left))||null,l=(parseInt(m.element.css("top"),10)+(m.position.top-m.originalPosition.top))||null;if(!i.animate){this.element.css(c.extend(n,{top:l,left:j}))}m.helper.height(m.size.height);m.helper.width(m.size.width);if(this._helper&&!i.animate){this._proportionallyResize()}}c("body").css("cursor","auto");this.element.removeClass("ui-resizable-resizing");this._propagate("stop",h);if(this._helper){this.helper.remove()}return false},_updateVirtualBoundaries:function(g){var j=this.options,i,h,f,k,e;e={minWidth:a(j.minWidth)?j.minWidth:0,maxWidth:a(j.maxWidth)?j.maxWidth:Infinity,minHeight:a(j.minHeight)?j.minHeight:0,maxHeight:a(j.maxHeight)?j.maxHeight:Infinity};if(this._aspectRatio||g){i=e.minHeight*this.aspectRatio;f=e.minWidth/this.aspectRatio;h=e.maxHeight*this.aspectRatio;k=e.maxWidth/this.aspectRatio;if(i>e.minWidth){e.minWidth=i}if(f>e.minHeight){e.minHeight=f}if(hl.width),s=a(l.height)&&i.minHeight&&(i.minHeight>l.height);if(h){l.width=i.minWidth}if(s){l.height=i.minHeight}if(t){l.width=i.maxWidth}if(m){l.height=i.maxHeight}var f=this.originalPosition.left+this.originalSize.width,p=this.position.top+this.size.height;var k=/sw|nw|w/.test(q),e=/nw|ne|n/.test(q);if(h&&k){l.left=f-i.minWidth}if(t&&k){l.left=f-i.maxWidth}if(s&&e){l.top=p-i.minHeight}if(m&&e){l.top=p-i.maxHeight}var n=!l.width&&!l.height;if(n&&!l.left&&l.top){l.top=null}else{if(n&&!l.top&&l.left){l.left=null}}return l},_proportionallyResize:function(){var k=this.options;if(!this._proportionallyResizeElements.length){return}var g=this.helper||this.element;for(var f=0;f');var e=c.browser.msie&&c.browser.version<7,g=(e?1:0),h=(e?2:-1);this.helper.addClass(this._helper).css({width:this.element.outerWidth()+h,height:this.element.outerHeight()+h,position:"absolute",left:this.elementOffset.left-g+"px",top:this.elementOffset.top-g+"px",zIndex:++i.zIndex});this.helper.appendTo("body").disableSelection()}else{this.helper=this.element}},_change:{e:function(g,f,e){return{width:this.originalSize.width+f}},w:function(h,f,e){var j=this.options,g=this.originalSize,i=this.originalPosition;return{left:i.left+f,width:g.width-f}},n:function(h,f,e){var j=this.options,g=this.originalSize,i=this.originalPosition;return{top:i.top+e,height:g.height-e}},s:function(g,f,e){return{height:this.originalSize.height+e}},se:function(g,f,e){return c.extend(this._change.s.apply(this,arguments),this._change.e.apply(this,[g,f,e]))},sw:function(g,f,e){return c.extend(this._change.s.apply(this,arguments),this._change.w.apply(this,[g,f,e]))},ne:function(g,f,e){return c.extend(this._change.n.apply(this,arguments),this._change.e.apply(this,[g,f,e]))},nw:function(g,f,e){return c.extend(this._change.n.apply(this,arguments),this._change.w.apply(this,[g,f,e]))}},_propagate:function(f,e){c.ui.plugin.call(this,f,[e,this.ui()]);(f!="resize"&&this._trigger(f,e,this.ui()))},plugins:{},ui:function(){return{originalElement:this.originalElement,element:this.element,helper:this.helper,position:this.position,size:this.size,originalSize:this.originalSize,originalPosition:this.originalPosition}}});c.extend(c.ui.resizable,{version:"1.8.18"});c.ui.plugin.add("resizable","alsoResize",{start:function(f,g){var e=c(this).data("resizable"),i=e.options;var h=function(j){c(j).each(function(){var k=c(this);k.data("resizable-alsoresize",{width:parseInt(k.width(),10),height:parseInt(k.height(),10),left:parseInt(k.css("left"),10),top:parseInt(k.css("top"),10)})})};if(typeof(i.alsoResize)=="object"&&!i.alsoResize.parentNode){if(i.alsoResize.length){i.alsoResize=i.alsoResize[0];h(i.alsoResize)}else{c.each(i.alsoResize,function(j){h(j)})}}else{h(i.alsoResize)}},resize:function(g,i){var f=c(this).data("resizable"),j=f.options,h=f.originalSize,l=f.originalPosition;var k={height:(f.size.height-h.height)||0,width:(f.size.width-h.width)||0,top:(f.position.top-l.top)||0,left:(f.position.left-l.left)||0},e=function(m,n){c(m).each(function(){var q=c(this),r=c(this).data("resizable-alsoresize"),p={},o=n&&n.length?n:q.parents(i.originalElement[0]).length?["width","height"]:["width","height","top","left"];c.each(o,function(s,u){var t=(r[u]||0)+(k[u]||0);if(t&&t>=0){p[u]=t||null}});q.css(p)})};if(typeof(j.alsoResize)=="object"&&!j.alsoResize.nodeType){c.each(j.alsoResize,function(m,n){e(m,n)})}else{e(j.alsoResize)}},stop:function(e,f){c(this).removeData("resizable-alsoresize")}});c.ui.plugin.add("resizable","animate",{stop:function(i,n){var p=c(this).data("resizable"),j=p.options;var h=p._proportionallyResizeElements,e=h.length&&(/textarea/i).test(h[0].nodeName),f=e&&c.ui.hasScroll(h[0],"left")?0:p.sizeDiff.height,l=e?0:p.sizeDiff.width;var g={width:(p.size.width-l),height:(p.size.height-f)},k=(parseInt(p.element.css("left"),10)+(p.position.left-p.originalPosition.left))||null,m=(parseInt(p.element.css("top"),10)+(p.position.top-p.originalPosition.top))||null;
+p.element.animate(c.extend(g,m&&k?{top:m,left:k}:{}),{duration:j.animateDuration,easing:j.animateEasing,step:function(){var o={width:parseInt(p.element.css("width"),10),height:parseInt(p.element.css("height"),10),top:parseInt(p.element.css("top"),10),left:parseInt(p.element.css("left"),10)};if(h&&h.length){c(h[0]).css({width:o.width,height:o.height})}p._updateCache(o);p._propagate("resize",i)}})}});c.ui.plugin.add("resizable","containment",{start:function(f,r){var t=c(this).data("resizable"),j=t.options,l=t.element;var g=j.containment,k=(g instanceof c)?g.get(0):(/parent/.test(g))?l.parent().get(0):g;if(!k){return}t.containerElement=c(k);if(/document/.test(g)||g==document){t.containerOffset={left:0,top:0};t.containerPosition={left:0,top:0};t.parentData={element:c(document),left:0,top:0,width:c(document).width(),height:c(document).height()||document.body.parentNode.scrollHeight}}else{var n=c(k),i=[];c(["Top","Right","Left","Bottom"]).each(function(p,o){i[p]=b(n.css("padding"+o))});t.containerOffset=n.offset();t.containerPosition=n.position();t.containerSize={height:(n.innerHeight()-i[3]),width:(n.innerWidth()-i[1])};var q=t.containerOffset,e=t.containerSize.height,m=t.containerSize.width,h=(c.ui.hasScroll(k,"left")?k.scrollWidth:m),s=(c.ui.hasScroll(k)?k.scrollHeight:e);t.parentData={element:k,left:q.left,top:q.top,width:h,height:s}}},resize:function(g,q){var t=c(this).data("resizable"),i=t.options,f=t.containerSize,p=t.containerOffset,m=t.size,n=t.position,r=t._aspectRatio||g.shiftKey,e={top:0,left:0},h=t.containerElement;if(h[0]!=document&&(/static/).test(h.css("position"))){e=p}if(n.left<(t._helper?p.left:0)){t.size.width=t.size.width+(t._helper?(t.position.left-p.left):(t.position.left-e.left));if(r){t.size.height=t.size.width/i.aspectRatio}t.position.left=i.helper?p.left:0}if(n.top<(t._helper?p.top:0)){t.size.height=t.size.height+(t._helper?(t.position.top-p.top):t.position.top);if(r){t.size.width=t.size.height*i.aspectRatio}t.position.top=t._helper?p.top:0}t.offset.left=t.parentData.left+t.position.left;t.offset.top=t.parentData.top+t.position.top;var l=Math.abs((t._helper?t.offset.left-e.left:(t.offset.left-e.left))+t.sizeDiff.width),s=Math.abs((t._helper?t.offset.top-e.top:(t.offset.top-p.top))+t.sizeDiff.height);var k=t.containerElement.get(0)==t.element.parent().get(0),j=/relative|absolute/.test(t.containerElement.css("position"));if(k&&j){l-=t.parentData.left}if(l+t.size.width>=t.parentData.width){t.size.width=t.parentData.width-l;if(r){t.size.height=t.size.width/t.aspectRatio}}if(s+t.size.height>=t.parentData.height){t.size.height=t.parentData.height-s;if(r){t.size.width=t.size.height*t.aspectRatio}}},stop:function(f,n){var q=c(this).data("resizable"),g=q.options,l=q.position,m=q.containerOffset,e=q.containerPosition,i=q.containerElement;var j=c(q.helper),r=j.offset(),p=j.outerWidth()-q.sizeDiff.width,k=j.outerHeight()-q.sizeDiff.height;if(q._helper&&!g.animate&&(/relative/).test(i.css("position"))){c(this).css({left:r.left-e.left-m.left,width:p,height:k})}if(q._helper&&!g.animate&&(/static/).test(i.css("position"))){c(this).css({left:r.left-e.left-m.left,width:p,height:k})}}});c.ui.plugin.add("resizable","ghost",{start:function(g,h){var e=c(this).data("resizable"),i=e.options,f=e.size;e.ghost=e.originalElement.clone();e.ghost.css({opacity:0.25,display:"block",position:"relative",height:f.height,width:f.width,margin:0,left:0,top:0}).addClass("ui-resizable-ghost").addClass(typeof i.ghost=="string"?i.ghost:"");e.ghost.appendTo(e.helper)},resize:function(f,g){var e=c(this).data("resizable"),h=e.options;if(e.ghost){e.ghost.css({position:"relative",height:e.size.height,width:e.size.width})}},stop:function(f,g){var e=c(this).data("resizable"),h=e.options;if(e.ghost&&e.helper){e.helper.get(0).removeChild(e.ghost.get(0))}}});c.ui.plugin.add("resizable","grid",{resize:function(e,m){var p=c(this).data("resizable"),h=p.options,k=p.size,i=p.originalSize,j=p.originalPosition,n=p.axis,l=h._aspectRatio||e.shiftKey;h.grid=typeof h.grid=="number"?[h.grid,h.grid]:h.grid;var g=Math.round((k.width-i.width)/(h.grid[0]||1))*(h.grid[0]||1),f=Math.round((k.height-i.height)/(h.grid[1]||1))*(h.grid[1]||1);if(/^(se|s|e)$/.test(n)){p.size.width=i.width+g;p.size.height=i.height+f}else{if(/^(ne)$/.test(n)){p.size.width=i.width+g;p.size.height=i.height+f;p.position.top=j.top-f}else{if(/^(sw)$/.test(n)){p.size.width=i.width+g;p.size.height=i.height+f;p.position.left=j.left-g}else{p.size.width=i.width+g;p.size.height=i.height+f;p.position.top=j.top-f;p.position.left=j.left-g}}}}});var b=function(e){return parseInt(e,10)||0};var a=function(e){return !isNaN(parseInt(e,10))}})(jQuery);/*!
+ * jQuery hashchange event - v1.3 - 7/21/2010
+ * http://benalman.com/projects/jquery-hashchange-plugin/
+ * 
+ * Copyright (c) 2010 "Cowboy" Ben Alman
+ * Dual licensed under the MIT and GPL licenses.
+ * http://benalman.com/about/license/
+ */
+(function($,e,b){var c="hashchange",h=document,f,g=$.event.special,i=h.documentMode,d="on"+c in e&&(i===b||i>7);function a(j){j=j||location.href;return"#"+j.replace(/^[^#]*#?(.*)$/,"$1")}$.fn[c]=function(j){return j?this.bind(c,j):this.trigger(c)};$.fn[c].delay=50;g[c]=$.extend(g[c],{setup:function(){if(d){return false}$(f.start)},teardown:function(){if(d){return false}$(f.stop)}});f=(function(){var j={},p,m=a(),k=function(q){return q},l=k,o=k;j.start=function(){p||n()};j.stop=function(){p&&clearTimeout(p);p=b};function n(){var r=a(),q=o(m);if(r!==m){l(m=r,q);$(e).trigger(c)}else{if(q!==m){location.href=location.href.replace(/#.*/,"")+q}}p=setTimeout(n,$.fn[c].delay)}$.browser.msie&&!d&&(function(){var q,r;j.start=function(){if(!q){r=$.fn[c].src;r=r&&r+a();q=$('
+
+
+

+  

+
Reference
  

+

+

+
Here is a list of all modules:

+
[detail level 123]

+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
oBasic Math Functions
|oVector Absolute Value
|oVector Addition
|oVector Dot Product
|oVector Multiplication
|oVector Negate
|oVector Offset
|oVector Scale
|oVector Shift
|\Vector Subtraction
oFast Math Functions
|oSquare Root
|oCosine
|\Sine
oComplex Math Functions
|oComplex Conjugate
|oComplex Dot Product
|oComplex Magnitude
|oComplex Magnitude Squared
|oComplex-by-Complex Multiplication
|\Complex-by-Real Multiplication
oFiltering Functions
|oHigh Precision Q31 Biquad Cascade Filter
|oBiquad Cascade IIR Filters Using Direct Form I Structure
|oBiquad Cascade IIR Filters Using a Direct Form II Transposed Structure
|oConvolution
|oPartial Convolution
|oCorrelation
|oFinite Impulse Response (FIR) Decimator
|oFinite Impulse Response (FIR) Filters
|oFinite Impulse Response (FIR) Lattice Filters
|oFinite Impulse Response (FIR) Sparse Filters
|oInfinite Impulse Response (IIR) Lattice Filters
|oLeast Mean Square (LMS) Filters
|oNormalized LMS Filters
|\Finite Impulse Response (FIR) Interpolator
oMatrix Functions
|oMatrix Addition
|oComplex Matrix Multiplication
|oMatrix Initialization
|oMatrix Inverse
|oMatrix Multiplication
|oMatrix Scale
|oMatrix Subtraction
|\Matrix Transpose
oTransform Functions
|oComplex FFT Functions
||\Complex FFT Tables
|oDCT Type IV Functions
||\DCT Type IV Tables
|\Real FFT Functions
| \Real FFT Tables
oController Functions
|oPID Motor Control
|oVector Clarke Transform
|oVector Inverse Clarke Transform
|oVector Park Transform
|oVector Inverse Park transform
|\Sine Cosine
oStatistics Functions
|oMaximum
|oMean
|oMinimum
|oPower
|oRoot mean square (RMS)
|oStandard deviation
|\Variance
oSupport Functions
|oVector Copy
|oVector Fill
|oConvert 32-bit floating point value
|oConvert 16-bit Integer value
|oConvert 32-bit Integer value
|\Convert 8-bit Integer value
oInterpolation Functions
|oLinear Interpolation
|\Bilinear Interpolation
\Examples
 oClass Marks Example
 oConvolution Example
 oDot Product Example
 oFrequency Bin Example
 oFIR Lowpass Filter Example
 oGraphic Audio Equalizer Example
 oLinear Interpolate Example
 oMatrix Example
 oSignal Convergence Example
 oSineCosine Example
 \Variance Example

+
+
+
+
+
+
+
diff --git a/docs/DSP/html/modules.js b/docs/DSP/html/modules.js
new file mode 100644
index 0000000..14f04af
--- /dev/null
+++ b/docs/DSP/html/modules.js
@@ -0,0 +1,14 @@
+var modules =
+[
+    [ "Basic Math Functions", "group__groupMath.html", "group__groupMath" ],
+    [ "Fast Math Functions", "group__groupFastMath.html", "group__groupFastMath" ],
+    [ "Complex Math Functions", "group__groupCmplxMath.html", "group__groupCmplxMath" ],
+    [ "Filtering Functions", "group__groupFilters.html", "group__groupFilters" ],
+    [ "Matrix Functions", "group__groupMatrix.html", "group__groupMatrix" ],
+    [ "Transform Functions", "group__groupTransforms.html", "group__groupTransforms" ],
+    [ "Controller Functions", "group__groupController.html", "group__groupController" ],
+    [ "Statistics Functions", "group__groupStats.html", "group__groupStats" ],
+    [ "Support Functions", "group__groupSupport.html", "group__groupSupport" ],
+    [ "Interpolation Functions", "group__groupInterpolation.html", "group__groupInterpolation" ],
+    [ "Examples", "group__groupExamples.html", "group__groupExamples" ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/nav_f.png b/docs/DSP/html/nav_f.png
new file mode 100644
index 0000000..72a58a5
Binary files /dev/null and b/docs/DSP/html/nav_f.png differ
diff --git a/docs/DSP/html/nav_g.png b/docs/DSP/html/nav_g.png
new file mode 100644
index 0000000..2093a23
Binary files /dev/null and b/docs/DSP/html/nav_g.png differ
diff --git a/docs/DSP/html/nav_h.png b/docs/DSP/html/nav_h.png
new file mode 100644
index 0000000..33389b1
Binary files /dev/null and b/docs/DSP/html/nav_h.png differ
diff --git a/docs/DSP/html/navtree.css b/docs/DSP/html/navtree.css
new file mode 100644
index 0000000..41a9cb9
--- /dev/null
+++ b/docs/DSP/html/navtree.css
@@ -0,0 +1,143 @@
+#nav-tree .children_ul {
+  margin:0;
+  padding:4px;
+}
+
+#nav-tree ul {
+  list-style:none outside none;
+  margin:0px;
+  padding:0px;
+}
+
+#nav-tree li {
+  white-space:nowrap;
+  margin:0px;
+  padding:0px;
+}
+
+#nav-tree .plus {
+  margin:0px;
+}
+
+#nav-tree .selected {
+  background-image: url('tab_a.png');
+  background-repeat:repeat-x;
+  color: #fff;
+  text-shadow: 0px 1px 1px rgba(0, 0, 0, 1.0);
+}
+
+#nav-tree img {
+  margin:0px;
+  padding:0px;
+  border:0px;
+  vertical-align: middle;
+}
+
+#nav-tree a {
+  text-decoration:none;
+  padding:0px;
+  margin:0px;
+  outline:none;
+}
+
+#nav-tree .label {
+  margin:0px;
+  padding:0px;
+  font: 12px 'Lucida Grande',Geneva,Helvetica,Arial,sans-serif;
+}
+
+#nav-tree .label a {
+  padding:2px;
+}
+
+#nav-tree .selected a {
+  text-decoration:none;
+  color:#fff;
+}
+
+#nav-tree .children_ul {
+  margin:0px;
+  padding:0px;
+}
+
+#nav-tree .item {
+  margin:0px;
+  padding:0px;
+}
+
+#nav-tree {
+  padding: 0px 0px;
+  background-color: #FAFAFF; 
+  font-size:14px;
+  overflow:auto;
+}
+
+#doc-content {
+  overflow:auto;
+  display:block;
+  padding:0px;
+  margin:0px;
+  -webkit-overflow-scrolling : touch; /* iOS 5+ */
+}
+
+#side-nav {
+  padding:0 6px 0 0;
+  margin: 0px;
+  display:block;
+  position: absolute;
+  left: 0px;
+  width: 250px;
+}
+
+.ui-resizable .ui-resizable-handle {
+  display:block;
+}
+
+.ui-resizable-e {
+  background:url("ftv2splitbar.png") repeat scroll right center transparent;
+  cursor:e-resize;
+  height:100%;
+  right:0;
+  top:0;
+  width:6px;
+}
+
+.ui-resizable-handle {
+  display:none;
+  font-size:0.1px;
+  position:absolute;
+  z-index:1;
+}
+
+#nav-tree-contents {
+  margin: 6px 0px 0px 0px;
+}
+
+#nav-tree {
+  background-image:url('nav_h.png');
+  background-repeat:repeat-x;
+  background-color: #F9FAFC;
+  -webkit-overflow-scrolling : touch; /* iOS 5+ */
+}
+
+#nav-sync {
+  position:absolute;
+  top:5px;
+  right:24px;
+  z-index:0;
+}
+
+#nav-sync img {
+  opacity:0.3;
+}
+
+#nav-sync img:hover {
+  opacity:0.9;
+}
+
+@media print
+{
+  #nav-tree { display: none; }
+  div.ui-resizable-handle { display: none; position: relative; }
+}
+
diff --git a/docs/DSP/html/navtree.js b/docs/DSP/html/navtree.js
new file mode 100644
index 0000000..97ae7f7
--- /dev/null
+++ b/docs/DSP/html/navtree.js
@@ -0,0 +1,540 @@
+var NAVTREE =
+[
+  [ "CMSIS-DSP", "index.html", [
+    [ "CMSIS DSP Software Library", "index.html", null ],
+    [ "Revision History of CMSIS-DSP", "ChangeLog_pg.html", null ],
+    [ "Deprecated List", "deprecated.html", null ],
+    [ "Reference", "modules.html", "modules" ],
+    [ "Data Structures", "annotated.html", "annotated" ],
+    [ "Data Fields", "functions.html", [
+      [ "All", "functions.html", "functions_dup" ],
+      [ "Variables", "functions_vars.html", "functions_vars" ]
+    ] ]
+  ] ]
+];
+
+var NAVTREEINDEX =
+[
+"ChangeLog_pg.html",
+"group__LMS.html#ga6a0abfe6041253a6f91c63b383a64257",
+"structarm__biquad__cascade__df2T__instance__f64.html#ad55380ff835b533aa5168f836db8a4de",
+"structarm__lms__norm__instance__q31.html#a28e4c085af69c9c3e2e95dacf8004c3e"
+];
+
+var SYNCONMSG = 'click to disable panel synchronisation';
+var SYNCOFFMSG = 'click to enable panel synchronisation';
+var SYNCONMSG = 'click to disable panel synchronisation';
+var SYNCOFFMSG = 'click to enable panel synchronisation';
+var navTreeSubIndices = new Array();
+
+function getData(varName)
+{
+  var i = varName.lastIndexOf('/');
+  var n = i>=0 ? varName.substring(i+1) : varName;
+  return eval(n.replace(/\-/g,'_'));
+}
+
+function stripPath(uri)
+{
+  return uri.substring(uri.lastIndexOf('/')+1);
+}
+
+function stripPath2(uri)
+{
+  var i = uri.lastIndexOf('/');
+  var s = uri.substring(i+1);
+  var m = uri.substring(0,i+1).match(/\/d\w\/d\w\w\/$/);
+  return m ? uri.substring(i-6) : s;
+}
+
+function localStorageSupported()
+{
+  try {
+    return 'localStorage' in window && window['localStorage'] !== null && window.localStorage.getItem;
+  }
+  catch(e) {
+    return false;
+  }
+}
+
+
+function storeLink(link)
+{
+  if (!$("#nav-sync").hasClass('sync') && localStorageSupported()) {
+      window.localStorage.setItem('navpath',link);
+  }
+}
+
+function deleteLink()
+{
+  if (localStorageSupported()) {
+    window.localStorage.setItem('navpath','');
+  } 
+}
+
+function cachedLink()
+{
+  if (localStorageSupported()) {
+    return window.localStorage.getItem('navpath');
+  } else {
+    return '';
+  }
+}
+
+function getScript(scriptName,func,show)
+{
+  var head = document.getElementsByTagName("head")[0]; 
+  var script = document.createElement('script');
+  script.id = scriptName;
+  script.type = 'text/javascript';
+  script.onload = func; 
+  script.src = scriptName+'.js'; 
+  if ($.browser.msie && $.browser.version<=8) { 
+    // script.onload does not work with older versions of IE
+    script.onreadystatechange = function() {
+      if (script.readyState=='complete' || script.readyState=='loaded') { 
+        func(); if (show) showRoot(); 
+      }
+    }
+  }
+  head.appendChild(script); 
+}
+
+function createIndent(o,domNode,node,level)
+{
+  var level=-1;
+  var n = node;
+  while (n.parentNode) { level++; n=n.parentNode; }
+  if (node.childrenData) {
+    var imgNode = document.createElement("img");
+    imgNode.style.paddingLeft=(16*level).toString()+'px';
+    imgNode.width  = 16;
+    imgNode.height = 22;
+    imgNode.border = 0;
+    node.plus_img = imgNode;
+    node.expandToggle = document.createElement("a");
+    node.expandToggle.href = "javascript:void(0)";
+    node.expandToggle.onclick = function() {
+      if (node.expanded) {
+        $(node.getChildrenUL()).slideUp("fast");
+        node.plus_img.src = node.relpath+"ftv2pnode.png";
+        node.expanded = false;
+      } else {
+        expandNode(o, node, false, false);
+      }
+    }
+    node.expandToggle.appendChild(imgNode);
+    domNode.appendChild(node.expandToggle);
+    imgNode.src = node.relpath+"ftv2pnode.png";
+  } else {
+    var span = document.createElement("span");
+    span.style.display = 'inline-block';
+    span.style.width   = 16*(level+1)+'px';
+    span.style.height  = '22px';
+    span.innerHTML = ' ';
+    domNode.appendChild(span);
+  } 
+}
+
+var animationInProgress = false;
+
+function gotoAnchor(anchor,aname,updateLocation)
+{
+  var pos, docContent = $('#doc-content');
+  if (anchor.parent().attr('class')=='memItemLeft' ||
+      anchor.parent().attr('class')=='fieldtype' ||
+      anchor.parent().is(':header')) 
+  {
+    pos = anchor.parent().position().top;
+  } else if (anchor.position()) {
+    pos = anchor.position().top;
+  }
+  if (pos) {
+    var dist = Math.abs(Math.min(
+               pos-docContent.offset().top,
+               docContent[0].scrollHeight-
+               docContent.height()-docContent.scrollTop()));
+    animationInProgress=true;
+    docContent.animate({
+      scrollTop: pos + docContent.scrollTop() - docContent.offset().top
+    },Math.max(50,Math.min(500,dist)),function(){
+      if (updateLocation) window.location.href=aname;
+      animationInProgress=false;
+    });
+  }
+}
+
+function newNode(o, po, text, link, childrenData, lastNode)
+{
+  var node = new Object();
+  node.children = Array();
+  node.childrenData = childrenData;
+  node.depth = po.depth + 1;
+  node.relpath = po.relpath;
+  node.isLast = lastNode;
+
+  node.li = document.createElement("li");
+  po.getChildrenUL().appendChild(node.li);
+  node.parentNode = po;
+
+  node.itemDiv = document.createElement("div");
+  node.itemDiv.className = "item";
+
+  node.labelSpan = document.createElement("span");
+  node.labelSpan.className = "label";
+
+  createIndent(o,node.itemDiv,node,0);
+  node.itemDiv.appendChild(node.labelSpan);
+  node.li.appendChild(node.itemDiv);
+
+  var a = document.createElement("a");
+  node.labelSpan.appendChild(a);
+  node.label = document.createTextNode(text);
+  node.expanded = false;
+  a.appendChild(node.label);
+  if (link) {
+    var url;
+    if (link.substring(0,1)=='^') {
+      url = link.substring(1);
+      link = url;
+    } else {
+      url = node.relpath+link;
+    }
+    a.className = stripPath(link.replace('#',':'));
+    if (link.indexOf('#')!=-1) {
+      var aname = '#'+link.split('#')[1];
+      var srcPage = stripPath($(location).attr('pathname'));
+      var targetPage = stripPath(link.split('#')[0]);
+      a.href = srcPage!=targetPage ? url : "javascript:void(0)"; 
+      a.onclick = function(){
+        storeLink(link);
+        if (!$(a).parent().parent().hasClass('selected'))
+        {
+          $('.item').removeClass('selected');
+          $('.item').removeAttr('id');
+          $(a).parent().parent().addClass('selected');
+          $(a).parent().parent().attr('id','selected');
+        }
+        var anchor = $(aname);
+        gotoAnchor(anchor,aname,true);
+      };
+    } else {
+      a.href = url;
+      a.onclick = function() { storeLink(link); }
+    }
+  } else {
+    if (childrenData != null) 
+    {
+      a.className = "nolink";
+      a.href = "javascript:void(0)";
+      a.onclick = node.expandToggle.onclick;
+    }
+  }
+
+  node.childrenUL = null;
+  node.getChildrenUL = function() {
+    if (!node.childrenUL) {
+      node.childrenUL = document.createElement("ul");
+      node.childrenUL.className = "children_ul";
+      node.childrenUL.style.display = "none";
+      node.li.appendChild(node.childrenUL);
+    }
+    return node.childrenUL;
+  };
+
+  return node;
+}
+
+function showRoot()
+{
+  var headerHeight = $("#top").height();
+  var footerHeight = $("#nav-path").height();
+  var windowHeight = $(window).height() - headerHeight - footerHeight;
+  (function (){ // retry until we can scroll to the selected item
+    try {
+      var navtree=$('#nav-tree');
+      navtree.scrollTo('#selected',0,{offset:-windowHeight/2});
+    } catch (err) {
+      setTimeout(arguments.callee, 0);
+    }
+  })();
+}
+
+function expandNode(o, node, imm, showRoot)
+{
+  if (node.childrenData && !node.expanded) {
+    if (typeof(node.childrenData)==='string') {
+      var varName    = node.childrenData;
+      getScript(node.relpath+varName,function(){
+        node.childrenData = getData(varName);
+        expandNode(o, node, imm, showRoot);
+      }, showRoot);
+    } else {
+      if (!node.childrenVisited) {
+        getNode(o, node);
+      } if (imm || ($.browser.msie && $.browser.version>8)) { 
+        // somehow slideDown jumps to the start of tree for IE9 :-(
+        $(node.getChildrenUL()).show();
+      } else {
+        $(node.getChildrenUL()).slideDown("fast");
+      }
+      if (node.isLast) {
+        node.plus_img.src = node.relpath+"ftv2mlastnode.png";
+      } else {
+        node.plus_img.src = node.relpath+"ftv2mnode.png";
+      }
+      node.expanded = true;
+    }
+  }
+}
+
+function glowEffect(n,duration)
+{
+  n.addClass('glow').delay(duration).queue(function(next){
+    $(this).removeClass('glow');next();
+  });
+}
+
+function highlightAnchor()
+{
+  var aname = $(location).attr('hash');
+  var anchor = $(aname);
+  if (anchor.parent().attr('class')=='memItemLeft'){
+    var rows = $('.memberdecls tr[class$="'+
+               window.location.hash.substring(1)+'"]');
+    glowEffect(rows.children(),300); // member without details
+  } else if (anchor.parents().slice(2).prop('tagName')=='TR') {
+    glowEffect(anchor.parents('div.memitem'),1000); // enum value
+  } else if (anchor.parent().attr('class')=='fieldtype'){
+    glowEffect(anchor.parent().parent(),1000); // struct field
+  } else if (anchor.parent().is(":header")) {
+    glowEffect(anchor.parent(),1000); // section header
+  } else {
+    glowEffect(anchor.next(),1000); // normal member
+  }
+  gotoAnchor(anchor,aname,false);
+}
+
+function selectAndHighlight(hash,n)
+{
+  var a;
+  if (hash) {
+    var link=stripPath($(location).attr('pathname'))+':'+hash.substring(1);
+    a=$('.item a[class$="'+link+'"]');
+  }
+  if (a && a.length) {
+    a.parent().parent().addClass('selected');
+    a.parent().parent().attr('id','selected');
+    highlightAnchor();
+  } else if (n) {
+    $(n.itemDiv).addClass('selected');
+    $(n.itemDiv).attr('id','selected');
+  }
+  if ($('#nav-tree-contents .item:first').hasClass('selected')) {
+    $('#nav-sync').css('top','30px');
+  } else {
+    $('#nav-sync').css('top','5px');
+  }
+  showRoot();
+}
+
+function showNode(o, node, index, hash)
+{
+  if (node && node.childrenData) {
+    if (typeof(node.childrenData)==='string') {
+      var varName    = node.childrenData;
+      getScript(node.relpath+varName,function(){
+        node.childrenData = getData(varName);
+        showNode(o,node,index,hash);
+      },true);
+    } else {
+      if (!node.childrenVisited) {
+        getNode(o, node);
+      }
+      $(node.getChildrenUL()).css({'display':'block'});
+      if (node.isLast) {
+        node.plus_img.src = node.relpath+"ftv2mlastnode.png";
+      } else {
+        node.plus_img.src = node.relpath+"ftv2mnode.png";
+      }
+      node.expanded = true;
+      var n = node.children[o.breadcrumbs[index]];
+      if (index+11) hash = '#'+parts[1];
+    else hash='';
+  }
+  if (hash.match(/^#l\d+$/)) {
+    var anchor=$('a[name='+hash.substring(1)+']');
+    glowEffect(anchor.parent(),1000); // line number
+    hash=''; // strip line number anchors
+    //root=root.replace(/_source\./,'.'); // source link to doc link
+  }
+  var url=root+hash;
+  var i=-1;
+  while (NAVTREEINDEX[i+1]<=url) i++;
+  if (i==-1) { i=0; root=NAVTREE[0][1]; } // fallback: show index
+  if (navTreeSubIndices[i]) {
+    gotoNode(o,i,root,hash,relpath)
+  } else {
+    getScript(relpath+'navtreeindex'+i,function(){
+      navTreeSubIndices[i] = eval('NAVTREEINDEX'+i);
+      if (navTreeSubIndices[i]) {
+        gotoNode(o,i,root,hash,relpath);
+      }
+    },true);
+  }
+}
+
+function showSyncOff(n,relpath)
+{
+    n.html('');
+}
+
+function showSyncOn(n,relpath)
+{
+    n.html('');
+}
+
+function toggleSyncButton(relpath)
+{
+  var navSync = $('#nav-sync');
+  if (navSync.hasClass('sync')) {
+    navSync.removeClass('sync');
+    showSyncOff(navSync,relpath);
+    storeLink(stripPath2($(location).attr('pathname'))+$(location).attr('hash'));
+  } else {
+    navSync.addClass('sync');
+    showSyncOn(navSync,relpath);
+    deleteLink();
+  }
+}
+
+function initNavTree(toroot,relpath)
+{
+  var o = new Object();
+  o.toroot = toroot;
+  o.node = new Object();
+  o.node.li = document.getElementById("nav-tree-contents");
+  o.node.childrenData = NAVTREE;
+  o.node.children = new Array();
+  o.node.childrenUL = document.createElement("ul");
+  o.node.getChildrenUL = function() { return o.node.childrenUL; };
+  o.node.li.appendChild(o.node.childrenUL);
+  o.node.depth = 0;
+  o.node.relpath = relpath;
+  o.node.expanded = false;
+  o.node.isLast = true;
+  o.node.plus_img = document.createElement("img");
+  o.node.plus_img.src = relpath+"ftv2pnode.png";
+  o.node.plus_img.width = 16;
+  o.node.plus_img.height = 22;
+
+  if (localStorageSupported()) {
+    var navSync = $('#nav-sync');
+    if (cachedLink()) {
+      showSyncOff(navSync,relpath);
+      navSync.removeClass('sync');
+    } else {
+      showSyncOn(navSync,relpath);
+    }
+    navSync.click(function(){ toggleSyncButton(relpath); });
+  }
+
+  $(window).load(function(){
+    navTo(o,toroot,window.location.hash,relpath);
+    showRoot();
+  });
+
+  $(window).bind('hashchange', function(){
+     if (window.location.hash && window.location.hash.length>1){
+       var a;
+       if ($(location).attr('hash')){
+         var clslink=stripPath($(location).attr('pathname'))+':'+
+                               $(location).attr('hash').substring(1);
+         a=$('.item a[class$="'+clslink+'"]');
+       }
+       if (a==null || !$(a).parent().parent().hasClass('selected')){
+         $('.item').removeClass('selected');
+         $('.item').removeAttr('id');
+       }
+       var link=stripPath2($(location).attr('pathname'));
+       navTo(o,link,$(location).attr('hash'),relpath);
+     } else if (!animationInProgress) {
+       $('#doc-content').scrollTop(0);
+       $('.item').removeClass('selected');
+       $('.item').removeAttr('id');
+       navTo(o,toroot,window.location.hash,relpath);
+     }
+  })
+}
+
diff --git a/docs/DSP/html/navtreeindex0.js b/docs/DSP/html/navtreeindex0.js
new file mode 100644
index 0000000..7b18948
--- /dev/null
+++ b/docs/DSP/html/navtreeindex0.js
@@ -0,0 +1,253 @@
+var NAVTREEINDEX0 =
+{
+"ChangeLog_pg.html":[1],
+"annotated.html":[4],
+"deprecated.html":[2],
+"functions.html":[5,0],
+"functions.html":[5,0,0],
+"functions_b.html":[5,0,1],
+"functions_e.html":[5,0,2],
+"functions_f.html":[5,0,3],
+"functions_i.html":[5,0,4],
+"functions_k.html":[5,0,5],
+"functions_l.html":[5,0,6],
+"functions_m.html":[5,0,7],
+"functions_n.html":[5,0,8],
+"functions_o.html":[5,0,9],
+"functions_p.html":[5,0,10],
+"functions_r.html":[5,0,11],
+"functions_s.html":[5,0,12],
+"functions_t.html":[5,0,13],
+"functions_vars.html":[5,1],
+"functions_vars.html":[5,1,0],
+"functions_vars_b.html":[5,1,1],
+"functions_vars_e.html":[5,1,2],
+"functions_vars_f.html":[5,1,3],
+"functions_vars_i.html":[5,1,4],
+"functions_vars_k.html":[5,1,5],
+"functions_vars_l.html":[5,1,6],
+"functions_vars_m.html":[5,1,7],
+"functions_vars_n.html":[5,1,8],
+"functions_vars_o.html":[5,1,9],
+"functions_vars_p.html":[5,1,10],
+"functions_vars_r.html":[5,1,11],
+"functions_vars_s.html":[5,1,12],
+"functions_vars_t.html":[5,1,13],
+"functions_vars_x.html":[5,1,14],
+"functions_x.html":[5,0,14],
+"group__BasicAbs.html":[3,0,0],
+"group__BasicAbs.html#ga39f92964c9b649ba252e26ebe7b95594":[3,0,0,1],
+"group__BasicAbs.html#ga421b6275f9d35f50286c0ff3beceff02":[3,0,0,0],
+"group__BasicAbs.html#ga59eafcdcdb52da60d37f20aec6ff4577":[3,0,0,2],
+"group__BasicAbs.html#gadc30985e33fbf96802a5a7954dece3b1":[3,0,0,3],
+"group__BasicAdd.html":[3,0,1],
+"group__BasicAdd.html#ga24d6c3f7f8b9fae4847c0c3f26a39a3b":[3,0,1,2],
+"group__BasicAdd.html#ga6a904a547413b10565dd1d251c6bafbd":[3,0,1,0],
+"group__BasicAdd.html#gabb51285a41f511670bbff62fc0e1bf62":[3,0,1,1],
+"group__BasicAdd.html#gaed633f415a7840a66861debca2dfb96b":[3,0,1,3],
+"group__BasicMult.html":[3,0,3],
+"group__BasicMult.html#ga16677275ed83ff0878da531e875c27ef":[3,0,3,3],
+"group__BasicMult.html#ga3528c0f54a0607acc603f0490d3ca6c6":[3,0,3,2],
+"group__BasicMult.html#gaca3f0b8227da431ab29225b88888aa32":[3,0,3,0],
+"group__BasicMult.html#gafb0778d27ed98a2a6f2ecb7d48cc8c75":[3,0,3,1],
+"group__BasicSub.html":[3,0,8],
+"group__BasicSub.html#ga28aa6908d092752144413e21933dc878":[3,0,8,2],
+"group__BasicSub.html#ga7f975a472de286331134227c08aad826":[3,0,8,0],
+"group__BasicSub.html#ga997a8ee93088d15bda23c325d455b588":[3,0,8,1],
+"group__BasicSub.html#gab09941de7dfeb247e5c29b406a435fcc":[3,0,8,3],
+"group__BilinearInterpolate.html":[3,9,1],
+"group__BilinearInterpolate.html#ga0a986d4a01039914a9d6e81e9a4ccda0":[3,9,1,3],
+"group__BilinearInterpolate.html#ga5f9b61bcae6d9295d926810cf398dd53":[3,9,1,1],
+"group__BilinearInterpolate.html#ga79d374eda5d39e220b0423ba3cb90c6e":[3,9,1,2],
+"group__BilinearInterpolate.html#gaba67d2ba2acbd428832f106de29b8627":[3,9,1,0],
+"group__BiquadCascadeDF1.html":[3,3,1],
+"group__BiquadCascadeDF1.html#ga27b0c54da702713976e5202d20b4473f":[3,3,1,7],
+"group__BiquadCascadeDF1.html#ga456390f5e448afad3a38bed7d6e380e3":[3,3,1,2],
+"group__BiquadCascadeDF1.html#ga8e73b69a788e681a61bccc8959d823c5":[3,3,1,3],
+"group__BiquadCascadeDF1.html#gaa0dbe330d763e3c1d8030b3ef12d5bdc":[3,3,1,0],
+"group__BiquadCascadeDF1.html#gad54c724132f6d742a444eb6df0e9c731":[3,3,1,4],
+"group__BiquadCascadeDF1.html#gadd66a0aefdc645031d607b0a5b37a942":[3,3,1,6],
+"group__BiquadCascadeDF1.html#gaf42a44f9b16d61e636418c83eefe577b":[3,3,1,5],
+"group__BiquadCascadeDF1.html#gaffb9792c0220882efd4c58f3c6a05fd7":[3,3,1,1],
+"group__BiquadCascadeDF1__32x64.html":[3,3,0],
+"group__BiquadCascadeDF1__32x64.html#ga44900cecb8083afcaabf905ffcd656bb":[3,3,0,0],
+"group__BiquadCascadeDF1__32x64.html#ga953a83e69685de6575cff37feb358a93":[3,3,0,1],
+"group__BiquadCascadeDF2T.html":[3,3,2],
+"group__BiquadCascadeDF2T.html#ga114f373fbc16a314e9f293c7c7649c7f":[3,3,2,0],
+"group__BiquadCascadeDF2T.html#ga12dc5d8e8892806ad70e79ca2ff9f86e":[3,3,2,3],
+"group__BiquadCascadeDF2T.html#ga405197c89fe4d34003efd23786296425":[3,3,2,5],
+"group__BiquadCascadeDF2T.html#ga70eaddf317a4a8bde6bd6a97df67fedd":[3,3,2,2],
+"group__BiquadCascadeDF2T.html#gaa8735dda5f3f36d0936283794c2aa771":[3,3,2,1],
+"group__BiquadCascadeDF2T.html#gac75de449c3e4f733477d81bd0ada5eec":[3,3,2,4],
+"group__CFFT__CIFFT.html":[3,5,0,0],
+"group__CFFT__CIFFT.html#ga23e7f30421a7905b21c2015429779633":[3,5,0,0,10],
+"group__CFFT__CIFFT.html#ga27c056eb130a4333d1cc5dd43ec738b1":[3,5,0,0,1],
+"group__CFFT__CIFFT.html#ga416c61b2f08542a39111e06b0378bebe":[3,5,0,0,24],
+"group__CFFT__CIFFT.html#ga4f3c6d98c7e66393b4ef3ac63746e43d":[3,5,0,0,25],
+"group__CFFT__CIFFT.html#ga514443c44b62b8b3d240afefebcda310":[3,5,0,0,3],
+"group__CFFT__CIFFT.html#ga6099ae5262a0a3a8d9ce1e6da02f0c2e":[3,5,0,0,14],
+"group__CFFT__CIFFT.html#ga6152621af210f847128c6f38958fa385":[3,5,0,0,23],
+"group__CFFT__CIFFT.html#ga67c0890317deab3391e276f22c1fc400":[3,5,0,0,21],
+"group__CFFT__CIFFT.html#ga6e0a7e941a25a0d74b2e6590307de47e":[3,5,0,0,27],
+"group__CFFT__CIFFT.html#ga78a72c85d88185de98050c930cfc76e3":[3,5,0,0,16],
+"group__CFFT__CIFFT.html#ga8a0ec95d866fe96b740e77d6e1356b59":[3,5,0,0,2],
+"group__CFFT__CIFFT.html#ga8ba78d5e6ef4bdc58e8f0044e0664a0a":[3,5,0,0,18],
+"group__CFFT__CIFFT.html#ga8e4e2e05f4a3112184c96cb3308d6c39":[3,5,0,0,8],
+"group__CFFT__CIFFT.html#ga948433536dafaac1381decfccf4e2d9c":[3,5,0,0,4],
+"group__CFFT__CIFFT.html#ga9b409d6995eab17805b1d1881d4bc652":[3,5,0,0,20],
+"group__CFFT__CIFFT.html#ga9c5767de9f5a409fd0c2027e6ac67179":[3,5,0,0,12],
+"group__CFFT__CIFFT.html#gaa0cc411e0b3c82078e85cfdf1b84290f":[3,5,0,0,26],
+"group__CFFT__CIFFT.html#gabfdd1c5cd2b3f96da5fe5f07c707a8e5":[3,5,0,0,5],
+"group__CFFT__CIFFT.html#gac194a4fe04a19051ae1811f69c6e5df2":[3,5,0,0,17],
+"group__CFFT__CIFFT.html#gad8830f0c068ab2cc19f2f87d220fa148":[3,5,0,0,22],
+"group__CFFT__CIFFT.html#gadd16ce08ffd1048c385e0534a3b19cbb":[3,5,0,0,11],
+"group__CFFT__CIFFT.html#gae0182d1dd3b2f21aad4e38a815a0bd40":[3,5,0,0,19],
+"group__CFFT__CIFFT.html#gae247e83ad50d474107254e25b36ad42b":[3,5,0,0,0],
+"group__CFFT__CIFFT.html#gae75e243ec61706427314270f222e0c8e":[3,5,0,0,7],
+"group__CFFT__CIFFT.html#gaef1ea005053b715b851cf5f908168ede":[3,5,0,0,15],
+"group__CFFT__CIFFT.html#gaef4697e1ba348c4ac9358f2b9e279e93":[3,5,0,0,9],
+"group__CFFT__CIFFT.html#gafe813758a03a798e972359a092315be4":[3,5,0,0,13],
+"group__CFFT__CIFFT.html#gafecf9ed9873415d9f5f17f37b30c7250":[3,5,0,0,6],
+"group__ClassMarks.html":[3,10,0],
+"group__CmplxByCmplxMult.html":[3,2,4],
+"group__CmplxByCmplxMult.html#ga14b47080054a1ba1250a86805be1ff6b":[3,2,4,0],
+"group__CmplxByCmplxMult.html#ga1829e50993a90742de225a0ce4213838":[3,2,4,2],
+"group__CmplxByCmplxMult.html#ga67e96abfc9c3e30efb70a2ec9d0fe7e8":[3,2,4,1],
+"group__CmplxByRealMult.html":[3,2,5],
+"group__CmplxByRealMult.html#ga3bd8889dcb45980e1d3e53344df54e85":[3,2,5,1],
+"group__CmplxByRealMult.html#ga715e4bb8e945b8ca51ec5237611697ce":[3,2,5,2],
+"group__CmplxByRealMult.html#ga9c18616f56cb4d3c0889ce0b339221ca":[3,2,5,0],
+"group__CmplxMatrixMult.html":[3,4,1],
+"group__CmplxMatrixMult.html#ga1adb839ac84445b8c2f04efa43faef35":[3,4,1,0],
+"group__CmplxMatrixMult.html#ga63066615e7d6f6a44f4358725092419e":[3,4,1,1],
+"group__CmplxMatrixMult.html#gaaf3c0b171ca8412c77bab9fa90804737":[3,4,1,2],
+"group__ComplexFFT.html":[3,5,0],
+"group__ComplexFFT.html#ga0c2acfda3126c452e75b81669e8ad9ef":[3,5,0,12],
+"group__ComplexFFT.html#ga521f670cd9c571bc61aff9bec89f4c26":[3,5,0,10],
+"group__ComplexFFT.html#ga55b424341dc3efd3fa0bcaaff4bdbf40":[3,5,0,8],
+"group__ComplexFFT.html#ga5a0008bd997ab6e2e299ef2fb272fb4b":[3,5,0,3],
+"group__ComplexFFT.html#ga5c5b2127b3c4ea2d03692127f8543858":[3,5,0,6],
+"group__ComplexFFT.html#ga6321f703ec87a274aedaab33d3e766b4":[3,5,0,9],
+"group__ComplexFFT.html#ga68cdacd2267a2967955e40e6b7ec1229":[3,5,0,2],
+"group__ComplexFFT.html#ga8d66cdac41b8bf6cefdb895456eee84a":[3,5,0,14],
+"group__ComplexFFT.html#ga9fadd650b802f612ae558ddaab789a6d":[3,5,0,4],
+"group__ComplexFFT.html#gabec9611e77382f31e152668bf6b4b638":[3,5,0,7],
+"group__ComplexFFT.html#gac9565e6bc7229577ecf5e090313cafd7":[3,5,0,5],
+"group__ComplexFFT.html#gad5caaafeec900c8ff72321c01bbd462c":[3,5,0,13],
+"group__ComplexFFT.html#gade0f9c4ff157b6b9c72a1eafd86ebf80":[3,5,0,1],
+"group__ComplexFFT.html#gaf336459f684f0b17bfae539ef1b1b78a":[3,5,0,11],
+"group__ComplexFFT.html#gafde3ee1f58cf393b45a9073174fff548":[3,5,0,15],
+"group__Conv.html":[3,3,3],
+"group__Conv.html#ga3f860dc98c6fc4cafc421e4a2aed3c89":[3,3,3,0],
+"group__Conv.html#ga4c7cf073e89d6d57cc4e711f078c3f68":[3,3,3,5],
+"group__Conv.html#ga51112dcdf9b3624eb05182cdc4da9ec0":[3,3,3,3],
+"group__Conv.html#ga946b58da734f1e4e78c91fcaab4b12b6":[3,3,3,7],
+"group__Conv.html#gac77dbcaef5c754cac27eab96c4753a3c":[3,3,3,4],
+"group__Conv.html#gaccd6a89b0ff7a94df64610598e6e6893":[3,3,3,6],
+"group__Conv.html#gad75ca978ce906e04abdf86a8d76306d4":[3,3,3,2],
+"group__Conv.html#gae2070cb792a167e78dbad8d06b97cdab":[3,3,3,8],
+"group__Conv.html#gaf16f490d245391ec18a42adc73d6d749":[3,3,3,1],
+"group__ConvolutionExample.html":[3,10,1],
+"group__Corr.html":[3,3,5],
+"group__Corr.html#ga1367dc6c80476406c951e68d7fac4e8c":[3,3,5,7],
+"group__Corr.html#ga22021e4222773f01e9960358a531cfb8":[3,3,5,0],
+"group__Corr.html#ga284ddcc49e4ac532d52a70d0383c5992":[3,3,5,8],
+"group__Corr.html#ga40a0236b17220e8e22a22b5bc1c53c6b":[3,3,5,1],
+"group__Corr.html#ga5ec96b8e420d68b0e626df0812274d46":[3,3,5,6],
+"group__Corr.html#ga746e8857cafe33ec5d6780729c18c311":[3,3,5,5],
+"group__Corr.html#gabecd3d7b077dbbef43f93e9e037815ed":[3,3,5,3],
+"group__Corr.html#gac8de3da44f58e86c2c86156276ca154f":[3,3,5,2],
+"group__Corr.html#gad71c0ec70ec69edbc48563d9a5f68451":[3,3,5,4],
+"group__DCT4__IDCT4.html":[3,5,1],
+"group__DCT4__IDCT4.html#ga114cb9635059f678df291fcc887aaf2b":[3,5,1,5],
+"group__DCT4__IDCT4.html#ga631bb59c7c97c814ff7147ecba6a716a":[3,5,1,4],
+"group__DCT4__IDCT4.html#ga966fd1b66a80873964533703ab5dc054":[3,5,1,3],
+"group__DCT4__IDCT4.html#gab094ad3bc6fa1b84e8b12a24e1850a06":[3,5,1,2],
+"group__DCT4__IDCT4.html#gad04d0baab6ed081d8e8afe02538eb80b":[3,5,1,6],
+"group__DCT4__IDCT4.html#gafd538d68886848bc090ec2b0d364cc81":[3,5,1,1],
+"group__DCT4__IDCT4__Table.html":[3,5,1,0],
+"group__DCT4__IDCT4__Table.html#ga02d7024538a87214296b01d83ba36b02":[3,5,1,0,20],
+"group__DCT4__IDCT4__Table.html#ga1477edd21c7b08b0b59a564f6c24d6c5":[3,5,1,0,4],
+"group__DCT4__IDCT4__Table.html#ga16248ed86161ef97538011b49f13e8b7":[3,5,1,0,0],
+"group__DCT4__IDCT4__Table.html#ga16bf6bbe5c4c9b35f88253cf7bdcc435":[3,5,1,0,23],
+"group__DCT4__IDCT4__Table.html#ga1ba5306e0bc44730b40ab34cced45fd6":[3,5,1,0,1],
+"group__DCT4__IDCT4__Table.html#ga2235ec700d0d6925d9733f48541d46f5":[3,5,1,0,17],
+"group__DCT4__IDCT4__Table.html#ga31a8217a96f7d3171921e98398f31596":[3,5,1,0,22],
+"group__DCT4__IDCT4__Table.html#ga3559569e603cb918911074be88523d0e":[3,5,1,0,10],
+"group__DCT4__IDCT4__Table.html#ga45a8ec91e5da91790566105bc7e6f0c2":[3,5,1,0,15],
+"group__DCT4__IDCT4__Table.html#ga49fd288352ca5bb43f5cec52273b0d80":[3,5,1,0,2],
+"group__DCT4__IDCT4__Table.html#ga4fdc60621eb306984a82ce8b2d645bb7":[3,5,1,0,19],
+"group__DCT4__IDCT4__Table.html#ga725b65c25a02b3cad329e18bb832f65e":[3,5,1,0,21],
+"group__DCT4__IDCT4__Table.html#ga988ff0563cc9df7848c9348871ac6c07":[3,5,1,0,7],
+"group__DCT4__IDCT4__Table.html#gaa15fc3fb058482defda371113cd12e74":[3,5,1,0,9],
+"group__DCT4__IDCT4__Table.html#gaa4ff5e6f062efb1d1ec8c6c2207c3727":[3,5,1,0,16],
+"group__DCT4__IDCT4__Table.html#gabb8ee2004a3520fd08388db637d43875":[3,5,1,0,8],
+"group__DCT4__IDCT4__Table.html#gac056c3d026058eab3ba650828ff5642f":[3,5,1,0,6],
+"group__DCT4__IDCT4__Table.html#gac12484542bc6aaecc754c855457411de":[3,5,1,0,3],
+"group__DCT4__IDCT4__Table.html#gac3a2a00b3106dfcb5e0a582f50c65692":[3,5,1,0,13],
+"group__DCT4__IDCT4__Table.html#gad00f29d896d64d6da7afbbb9d3e182a4":[3,5,1,0,12],
+"group__DCT4__IDCT4__Table.html#gadc8ee250fc217d6cb5c84dd7c1eb6d31":[3,5,1,0,18],
+"group__DCT4__IDCT4__Table.html#gaeb67b0be5b3c2139d660e02cedeed908":[3,5,1,0,14],
+"group__DCT4__IDCT4__Table.html#gaeee5df7c1be2374441868ecbbc6c7e5d":[3,5,1,0,5],
+"group__DCT4__IDCT4__Table.html#gaf687c4bbdbc700a3ad5d807d28de63e4":[3,5,1,0,11],
+"group__DotproductExample.html":[3,10,2],
+"group__FIR.html":[3,3,7],
+"group__FIR.html#ga262d173058d6f80fdf60404ba262a8f5":[3,3,7,7],
+"group__FIR.html#ga31c91a0bf0962327ef8f626fae68ea32":[3,3,7,9],
+"group__FIR.html#ga70d11af009dcd25594c58c75cdb5d6e3":[3,3,7,2],
+"group__FIR.html#ga88e48688224d42dc173dbcec702f0c1d":[3,3,7,6],
+"group__FIR.html#ga98d13def6427e29522829f945d0967db":[3,3,7,3],
+"group__FIR.html#gaadd938c68ab08967cbb5fc696f384bb5":[3,3,7,8],
+"group__FIR.html#gac00d53af87684cbbe135767b55e748a5":[3,3,7,5],
+"group__FIR.html#gac7d35e9472e49ccd88800f37f3476bd3":[3,3,7,1],
+"group__FIR.html#gae2a50f692f41ba57e44ed0719b1368bd":[3,3,7,4],
+"group__FIR.html#gae8fb334ea67eb6ecbd31824ddc14cd6a":[3,3,7,0],
+"group__FIRLPF.html":[3,10,4],
+"group__FIR__Interpolate.html":[3,3,13],
+"group__FIR__Interpolate.html#ga0f857457a815946f7e4dca989ebf6ff6":[3,3,13,1],
+"group__FIR__Interpolate.html#ga18e8c4a74ff1d0f88876cc63f675288f":[3,3,13,2],
+"group__FIR__Interpolate.html#ga7962b5f9636e54899f75d0c5936800b5":[3,3,13,4],
+"group__FIR__Interpolate.html#ga9cae104c5cf60b4e7671c82264a8c12e":[3,3,13,0],
+"group__FIR__Interpolate.html#ga9d0ba38ce9f12a850dd242731d307476":[3,3,13,3],
+"group__FIR__Interpolate.html#gaac9c0f01ed91c53f7083995d7411f5ee":[3,3,13,5],
+"group__FIR__Lattice.html":[3,3,8],
+"group__FIR__Lattice.html#ga1b22f30ce1cc19bf5a5d7c9fca154d72":[3,3,8,2],
+"group__FIR__Lattice.html#ga2e36fd210e4a1a5dd333ce80dd6d9a88":[3,3,8,5],
+"group__FIR__Lattice.html#ga86199a1590af2b8941c6532ee9d03229":[3,3,8,1],
+"group__FIR__Lattice.html#gabb0ab07fd313b4d863070c3ddca51542":[3,3,8,4],
+"group__FIR__Lattice.html#gac05a17a0188bb851b58d19e572870a54":[3,3,8,3],
+"group__FIR__Lattice.html#gae63a45a63a11a65f2eae8b8b1fe370a8":[3,3,8,0],
+"group__FIR__Sparse.html":[3,3,9],
+"group__FIR__Sparse.html#ga03e9c2f0f35ad67d20bac66be9f920ec":[3,3,9,6],
+"group__FIR__Sparse.html#ga23a9284de5ee39406713b91d18ac8838":[3,3,9,0],
+"group__FIR__Sparse.html#ga2bffda2e156e72427e19276cd9c3d3cc":[3,3,9,5],
+"group__FIR__Sparse.html#ga5eaa80bf72bcccef5a2c5fc6648d1baa":[3,3,9,2],
+"group__FIR__Sparse.html#ga86378a08a9d9e1e0e5de77843b34d396":[3,3,9,1],
+"group__FIR__Sparse.html#ga98f5c1a097d4572ce4ff3b0c58ebcdbd":[3,3,9,4],
+"group__FIR__Sparse.html#ga9a0bb2134bc85d3e55c6be6d946ee634":[3,3,9,3],
+"group__FIR__Sparse.html#gae86c145efc2d9ec32dc6d8c1ad2ccb3c":[3,3,9,7],
+"group__FIR__decimate.html":[3,3,6],
+"group__FIR__decimate.html#ga25aa3d58a90bf91b6a82272a0bc518f7":[3,3,6,0],
+"group__FIR__decimate.html#ga3c18cc3d0548a410c577f1bead9582b7":[3,3,6,2],
+"group__FIR__decimate.html#ga3f434c9a5d3b4e68061feac0714ea2ac":[3,3,6,1],
+"group__FIR__decimate.html#ga9ed47c4e0f58affa935d84e0508a7f39":[3,3,6,5],
+"group__FIR__decimate.html#gaaa2524b08220fd6c3f753e692ffc7d3b":[3,3,6,3],
+"group__FIR__decimate.html#gab8bef6d0f6a26fdbfce9485727713ce5":[3,3,6,6],
+"group__FIR__decimate.html#gada660e54b93d5d32178c6f5e1c6f368d":[3,3,6,4],
+"group__FIR__decimate.html#gaef8e86add28f15fdc5ecc484e9dd7a4e":[3,3,6,7],
+"group__Fill.html":[3,8,1],
+"group__Fill.html#ga0465cf326ada039ed792f94b033d9ec5":[3,8,1,3],
+"group__Fill.html#ga2248e8d3901b4afb7827163132baad94":[3,8,1,0],
+"group__Fill.html#ga69cc781cf337bd0a31bb85c772a35f7f":[3,8,1,2],
+"group__Fill.html#ga76b21c32a3783a2b3334d930a646e5d8":[3,8,1,1],
+"group__FrequencyBin.html":[3,10,3],
+"group__GEQ5Band.html":[3,10,5],
+"group__IIR__Lattice.html":[3,3,10],
+"group__IIR__Lattice.html#ga123b26fa9156cd8d3622dd85931741ed":[3,3,10,5],
+"group__IIR__Lattice.html#ga1f4bc2dd3d5641e96815d3a5aad58998":[3,3,10,2],
+"group__IIR__Lattice.html#ga56164a0fe48619b8ceec160347bdd2ff":[3,3,10,0],
+"group__IIR__Lattice.html#gab686c14175581797d9c3ad7bf1d5cc1e":[3,3,10,3],
+"group__IIR__Lattice.html#gaeb9e9599a288832ed123183eaa8b294a":[3,3,10,4],
+"group__IIR__Lattice.html#gaed3b0230bb77439dc902daa625985e04":[3,3,10,1],
+"group__LMS.html":[3,3,11]
+};
diff --git a/docs/DSP/html/navtreeindex1.js b/docs/DSP/html/navtreeindex1.js
new file mode 100644
index 0000000..c5fe4bd
--- /dev/null
+++ b/docs/DSP/html/navtreeindex1.js
@@ -0,0 +1,253 @@
+var NAVTREEINDEX1 =
+{
+"group__LMS.html#ga6a0abfe6041253a6f91c63b383a64257":[3,3,11,5],
+"group__LMS.html#ga8d4bc251169f4b102355097a9f7530d6":[3,3,11,3],
+"group__LMS.html#ga9544cc26f18cd4465cfbed371be822b3":[3,3,11,2],
+"group__LMS.html#ga9fc7adca0966ff2cec1746fca8364cee":[3,3,11,1],
+"group__LMS.html#gacde16c17eb75979f81b34e2e2a58c7ac":[3,3,11,4],
+"group__LMS.html#gae266d009e682180421601627c79a3843":[3,3,11,0],
+"group__LMS__NORM.html":[3,3,12],
+"group__LMS__NORM.html#ga1d9659dbbea4c89a7a9d14d5fc0dd490":[3,3,12,3],
+"group__LMS__NORM.html#ga213ab1ee2e154cc2fa30d667b1994b89":[3,3,12,2],
+"group__LMS__NORM.html#ga2418c929087c6eba719758eaae3f3300":[3,3,12,0],
+"group__LMS__NORM.html#ga7128775e99817c183a7d7ad34e8b6e05":[3,3,12,5],
+"group__LMS__NORM.html#gac7ccbaea863882056eee815456464670":[3,3,12,1],
+"group__LMS__NORM.html#gad47486a399dedb0bc85a5990ec5cf981":[3,3,12,4],
+"group__LinearInterpExample.html":[3,10,6],
+"group__LinearInterpolate.html":[3,9,0],
+"group__LinearInterpolate.html#ga790bbc697724ee432f840cfebbbae1f4":[3,9,0,0],
+"group__LinearInterpolate.html#ga7e5d633c26edd82e009517cd2347fb00":[3,9,0,1],
+"group__LinearInterpolate.html#gaab750789ec9230e65c3bf544029d246f":[3,9,0,3],
+"group__LinearInterpolate.html#gaad59cea673ab358888075b040bacc71f":[3,9,0,2],
+"group__MatrixAdd.html":[3,4,0],
+"group__MatrixAdd.html#ga04bbf64a5f9c9e57dd1efb26a768aba1":[3,4,0,0],
+"group__MatrixAdd.html#ga147e90b7c12a162735ab8824127a33ee":[3,4,0,1],
+"group__MatrixAdd.html#ga7d9d7d81a0832a17b831aad1e4a5dc16":[3,4,0,2],
+"group__MatrixExample.html":[3,10,7],
+"group__MatrixInit.html":[3,4,2],
+"group__MatrixInit.html#ga11e3dc41592a6401c13182fef9416a27":[3,4,2,0],
+"group__MatrixInit.html#ga31a7c2b991803d49719393eb2d53dc26":[3,4,2,1],
+"group__MatrixInit.html#ga48a5e5d37e1f062cc57fcfaf683343cc":[3,4,2,2],
+"group__MatrixInv.html":[3,4,3],
+"group__MatrixInv.html#ga542be7aabbf7a2297a4b62cf212910e3":[3,4,3,0],
+"group__MatrixInv.html#gaede2367c02df083cc915ddd5d8fae838":[3,4,3,1],
+"group__MatrixMult.html":[3,4,4],
+"group__MatrixMult.html#ga08f37d93a5bfef0c5000dc5e0a411f93":[3,4,4,1],
+"group__MatrixMult.html#ga2785e8c1b785348b0c439b56aaf585a3":[3,4,4,2],
+"group__MatrixMult.html#ga2ec612a8c2c4916477fb9bc1ab548a6e":[3,4,4,4],
+"group__MatrixMult.html#ga7521d59196189bb6dde26e8cdfb66e21":[3,4,4,3],
+"group__MatrixMult.html#ga917bf0270310c1d3f0eda1fc7c0026a0":[3,4,4,0],
+"group__MatrixScale.html":[3,4,5],
+"group__MatrixScale.html#ga609743821ee81fa8c34c4bcdc1ed9744":[3,4,5,2],
+"group__MatrixScale.html#ga7521769e2cf1c3d9c4656138cd2ae2ca":[3,4,5,1],
+"group__MatrixScale.html#ga9cb4e385b18c9a0b9cbc940c1067ca12":[3,4,5,0],
+"group__MatrixSub.html":[3,4,6],
+"group__MatrixSub.html#ga39f42e0e3b7f115fbb909d6ff4e1329d":[3,4,6,2],
+"group__MatrixSub.html#gac8b72fb70246ccfee3b372002345732c":[3,4,6,0],
+"group__MatrixSub.html#gaf647776a425b7f9dd0aca3e11d81f02f":[3,4,6,1],
+"group__MatrixTrans.html":[3,4,7],
+"group__MatrixTrans.html#ga30a4d49489ac67ff98a46b9f58f73bf1":[3,4,7,2],
+"group__MatrixTrans.html#ga4f4f821cc695fd0ef9061d702e08050a":[3,4,7,1],
+"group__MatrixTrans.html#gad7dd9f108429da13d3864696ceeec789":[3,4,7,0],
+"group__Max.html":[3,7,0],
+"group__Max.html#ga5b89d1b04575aeec494f678695fb87d8":[3,7,0,0],
+"group__Max.html#ga6afd64d381b5c232de59163ebfe71e35":[3,7,0,3],
+"group__Max.html#gac132856c68f4bf2a056eaad5921c7880":[3,7,0,1],
+"group__Max.html#gaff7cbd4e955382def06724cc4cc85795":[3,7,0,2],
+"group__Min.html":[3,7,2],
+"group__Min.html#ga3631d38ac8d715fc14f6f1b343f4c4ed":[3,7,2,3],
+"group__Min.html#gab20faeceb5ff5d2d9dd628c2ecf41303":[3,7,2,2],
+"group__Min.html#gad065e37535ebb726750ac1545cb3fa6f":[3,7,2,1],
+"group__Min.html#gaf62b1673740fc516ea64daf777b7d74a":[3,7,2,0],
+"group__PID.html":[3,6,0],
+"group__PID.html#ga2cb1e3d3ebb167348fdabec74653d5c3":[3,6,0,2],
+"group__PID.html#ga408566dacb4fa6e0458b2c75672e525f":[3,6,0,7],
+"group__PID.html#ga82bc0813c007d50ce308b9b0bf3c76e2":[3,6,0,5],
+"group__PID.html#ga9380d08046dd7ec2f5015f569206b9ce":[3,6,0,0],
+"group__PID.html#ga9ec860bcb6f8ca31205bf0f1b51ab723":[3,6,0,6],
+"group__PID.html#gad466471a6b0f8fc570b8b8fc34ac79fa":[3,6,0,4],
+"group__PID.html#gad9d88485234fa9460b1ce9e64989ac86":[3,6,0,3],
+"group__PID.html#gae31536b19b82b93ed184fb1ab73cfcb3":[3,6,0,1],
+"group__PID.html#gaeecbacd3fb37c608ec25474d3a0dffa9":[3,6,0,8],
+"group__PartialConv.html":[3,3,4],
+"group__PartialConv.html#ga10c5294cda8c4985386f4e3944be7650":[3,3,4,3],
+"group__PartialConv.html#ga16d10f32072cd79fc5fb6e785df45f5e":[3,3,4,0],
+"group__PartialConv.html#ga1e4d43385cb62262a78c6752fe1fafb2":[3,3,4,2],
+"group__PartialConv.html#ga209a2a913a0c5e5679c5988da8f46b03":[3,3,4,6],
+"group__PartialConv.html#ga3707e16af1435b215840006a7ab0c98f":[3,3,4,5],
+"group__PartialConv.html#ga3de9c4ddcc7886de25b70d875099a8d9":[3,3,4,1],
+"group__PartialConv.html#ga78e73a5f02d103168a09821fb461e77a":[3,3,4,7],
+"group__PartialConv.html#ga834b23b4ade8682beeb55778399101f8":[3,3,4,4],
+"group__PartialConv.html#ga8567259fe18396dd972242c41741ebf4":[3,3,4,8],
+"group__RMS.html":[3,7,4],
+"group__RMS.html#ga0e3ab1b57da32d45388d1fa90d7fd88c":[3,7,4,0],
+"group__RMS.html#gae33015fda23fc44e7ead5e5ed7e8d314":[3,7,4,2],
+"group__RMS.html#gaf5b836b72dda9e5dfbbd17c7906fd13f":[3,7,4,1],
+"group__RealFFT.html":[3,5,2],
+"group__RealFFT.html#ga00e615f5db21736ad5b27fb6146f3fc5":[3,5,2,7],
+"group__RealFFT.html#ga053450cc600a55410ba5b5605e96245d":[3,5,2,5],
+"group__RealFFT.html#ga10717ee326bf50832ef1c25b85a23068":[3,5,2,4],
+"group__RealFFT.html#ga180d8b764d59cbb85d37a2d5f7cd9799":[3,5,2,2],
+"group__RealFFT.html#ga3df1766d230532bc068fc4ed69d0fcdc":[3,5,2,1],
+"group__RealFFT.html#ga5abde938abbe72e95c5bab080eb33c45":[3,5,2,6],
+"group__RealFFT.html#gabaeab5646aeea9844e6d42ca8c73fe3a":[3,5,2,8],
+"group__RealFFT.html#gac5fceb172551e7c11eb4d0e17ef15aa3":[3,5,2,3],
+"group__RealFFT__Table.html":[3,5,2,0],
+"group__RealFFT__Table.html#ga11e84d0ee257a547f749b37dd0078d36":[3,5,2,0,1],
+"group__RealFFT__Table.html#ga1eb5745728a61c3715755f5d69a4a960":[3,5,2,0,5],
+"group__RealFFT__Table.html#ga8b1ad947c470596674fa3364e16045c6":[3,5,2,0,0],
+"group__RealFFT__Table.html#gac52f98b52a1f03bfac8b57a67ba07397":[3,5,2,0,3],
+"group__RealFFT__Table.html#gac871666f018b70938b2b98017628cb97":[3,5,2,0,4],
+"group__RealFFT__Table.html#gaf1592a6cf0504675205074a43c3728a2":[3,5,2,0,2],
+"group__SQRT.html":[3,1,0],
+"group__SQRT.html#ga119e25831e141d734d7ef10636670058":[3,1,0,2],
+"group__SQRT.html#ga5abe5ca724f3e15849662b03752c1238":[3,1,0,1],
+"group__SQRT.html#ga697d82c2747a3302cf44e7c9583da2e8":[3,1,0,0],
+"group__STD.html":[3,7,5],
+"group__STD.html#ga39495e74f96116178be085c9dc7742f5":[3,7,5,2],
+"group__STD.html#ga4969b5b5f3d001377bc401a3ee99dfc2":[3,7,5,0],
+"group__STD.html#gaf9d27afa9928ff28a63cd98ea9218a72":[3,7,5,1],
+"group__SignalConvergence.html":[3,10,8],
+"group__SinCos.html":[3,6,5],
+"group__SinCos.html#ga4420d45c37d58c310ef9ae1b5fe58020":[3,6,5,0],
+"group__SinCos.html#gae9e4ddebff9d4eb5d0a093e28e0bc504":[3,6,5,1],
+"group__SinCosExample.html":[3,10,9],
+"group__VarianceExample.html":[3,10,10],
+"group__clarke.html":[3,6,1],
+"group__clarke.html#ga0c69ebd2855ce6d34008eff808881e78":[3,6,1,1],
+"group__clarke.html#gabbfa27c68837d22f03d6c6259569caa8":[3,6,1,0],
+"group__cmplx__conj.html":[3,2,0],
+"group__cmplx__conj.html#ga3a102aead6460ad9fcb0626f6b226ffb":[3,2,0,0],
+"group__cmplx__conj.html#gaf47689ae07962acaecb8ddde556df4a4":[3,2,0,1],
+"group__cmplx__conj.html#gafecc94879a383c5208ec3ef99485e4b5":[3,2,0,2],
+"group__cmplx__dot__prod.html":[3,2,1],
+"group__cmplx__dot__prod.html#ga2b08b5e8001d2c15204639d00893fc70":[3,2,1,1],
+"group__cmplx__dot__prod.html#ga5b731a59db062a9ad84562ef68a6c8af":[3,2,1,2],
+"group__cmplx__dot__prod.html#gadcfaf567a25eb641da4043eafb9bb076":[3,2,1,0],
+"group__cmplx__mag.html":[3,2,2],
+"group__cmplx__mag.html#ga0a4a8f77a6a51d9b3f3b9d729f85b7a4":[3,2,2,1],
+"group__cmplx__mag.html#ga14f82f9230e9d96d5b9774e2fefcb7be":[3,2,2,2],
+"group__cmplx__mag.html#gae45024c497392cde2ae358a76d435213":[3,2,2,0],
+"group__cmplx__mag__squared.html":[3,2,3],
+"group__cmplx__mag__squared.html#ga384b0538101e8c03fa4fa14271e63b04":[3,2,3,2],
+"group__cmplx__mag__squared.html#ga45537f576102d960d467eb722b8431f2":[3,2,3,1],
+"group__cmplx__mag__squared.html#gaa7faccc0d96b061d8b7d0d7d82045074":[3,2,3,0],
+"group__copy.html":[3,8,0],
+"group__copy.html#ga467579beda492aa92797529d794c88fb":[3,8,0,3],
+"group__copy.html#ga872ca4cfc18c680b8991ccd569a5fda0":[3,8,0,1],
+"group__copy.html#gadd1f737e677e0e6ca31767c7001417b3":[3,8,0,0],
+"group__copy.html#gaddf70be7e3f87e535c324862b501f3f9":[3,8,0,2],
+"group__cos.html":[3,1,1],
+"group__cos.html#gace15287f9c64b9b4084d1c797d4c49d8":[3,1,1,0],
+"group__cos.html#gad80f121949ef885a77d83ab36e002567":[3,1,1,2],
+"group__cos.html#gadfd60c24def501638c0d5db20f4c869b":[3,1,1,1],
+"group__dot__prod.html":[3,0,2],
+"group__dot__prod.html#ga436d5bed28a4b73b24acbde436a3044b":[3,0,2,1],
+"group__dot__prod.html#ga55418d4362f6ba84c327f9b4f089a8c3":[3,0,2,0],
+"group__dot__prod.html#ga9c3293a50ac7ec8ba928bf8e3aaea6c1":[3,0,2,3],
+"group__dot__prod.html#gab15d8fa060fc85b4d948d091b7deaa11":[3,0,2,2],
+"group__float__to__x.html":[3,8,2],
+"group__float__to__x.html#ga177704107f94564e9abe4daaa36f4554":[3,8,2,1],
+"group__float__to__x.html#ga215456e35a18db86882e1d3f0d24e1f2":[3,8,2,0],
+"group__float__to__x.html#ga44a393818cdee8dce80f2d66add25411":[3,8,2,2],
+"group__groupCmplxMath.html":[3,2],
+"group__groupController.html":[3,6],
+"group__groupExamples.html":[3,10],
+"group__groupFastMath.html":[3,1],
+"group__groupFilters.html":[3,3],
+"group__groupInterpolation.html":[3,9],
+"group__groupMath.html":[3,0],
+"group__groupMatrix.html":[3,4],
+"group__groupStats.html":[3,7],
+"group__groupSupport.html":[3,8],
+"group__groupTransforms.html":[3,5],
+"group__inv__clarke.html":[3,6,2],
+"group__inv__clarke.html#ga50768ebd8b71e8988dbb804cc03a742d":[3,6,2,1],
+"group__inv__clarke.html#ga945eb24e625a57c7c3be8a6e655646e3":[3,6,2,0],
+"group__inv__park.html":[3,6,4],
+"group__inv__park.html#ga6e00d7320aa4a85686716af8b763e08a":[3,6,4,1],
+"group__inv__park.html#ga7ca3a87a0954ed8c9ed5a2e6f1c64f30":[3,6,4,0],
+"group__mean.html":[3,7,1],
+"group__mean.html#ga74ce08c49ab61e57bd50c3a0ca1fdb2b":[3,7,1,0],
+"group__mean.html#gac882495d5f098819fd3939c1ef7795b3":[3,7,1,1],
+"group__mean.html#gacf2526d8c2d75e486e8f0b0e31877ad0":[3,7,1,2],
+"group__mean.html#gaebc707ee539020357c25da4c75b52eb7":[3,7,1,3],
+"group__negate.html":[3,0,4],
+"group__negate.html#ga0239a833d72cf00290b9723c394e5042":[3,0,4,1],
+"group__negate.html#ga2784c6887686a73dc7c364e2e41c776c":[3,0,4,2],
+"group__negate.html#ga2e169c4de6cc6e3ba4be9473531e6657":[3,0,4,0],
+"group__negate.html#gaae78fc079a43bdaa3055f9b32e2a1f4c":[3,0,4,3],
+"group__offset.html":[3,0,5],
+"group__offset.html#ga00bd9cc17c5bf905e76c91ad50886393":[3,0,5,3],
+"group__offset.html#ga989dfae15235799d82f62ef9d356abb4":[3,0,5,0],
+"group__offset.html#gab4c1d2391b599549e5a06fdfbc2747bf":[3,0,5,1],
+"group__offset.html#gac84ec42cbbebc5c197a87d0221819acf":[3,0,5,2],
+"group__park.html":[3,6,3],
+"group__park.html#ga5630ed3715091f2795ee10df34672523":[3,6,3,1],
+"group__park.html#gae24bf07174d3b8dddcf30d8c8d8e7fbb":[3,6,3,0],
+"group__power.html":[3,7,3],
+"group__power.html#ga0b93d31bb5b5ed214c2b94d8a7744cd2":[3,7,3,2],
+"group__power.html#ga7050c04b7515e01a75c38f1abbaf71ba":[3,7,3,1],
+"group__power.html#ga993c00dd7f661d66bdb6e58426e893aa":[3,7,3,0],
+"group__power.html#gaf969c85c5655e3d72d7b99ff188f92c9":[3,7,3,3],
+"group__q15__to__x.html":[3,8,3],
+"group__q15__to__x.html#ga7ba2d87366990ad5380439e2b4a4c0a5":[3,8,3,1],
+"group__q15__to__x.html#ga8fb31855ff8cce09c2ec9308f48ded69":[3,8,3,2],
+"group__q15__to__x.html#gaf8b0d2324de273fc430b0e61ad4e9eb2":[3,8,3,0],
+"group__q31__to__x.html":[3,8,4],
+"group__q31__to__x.html#ga7f297d1a7d776805395095fdb24a8071":[3,8,4,2],
+"group__q31__to__x.html#ga901dede4661365c9e7c630d3eb31c32c":[3,8,4,1],
+"group__q31__to__x.html#gacf407b007a37da18e99dabd9023c56b4":[3,8,4,0],
+"group__q7__to__x.html":[3,8,5],
+"group__q7__to__x.html#ga656620f957b65512ed83db03fd455ec5":[3,8,5,0],
+"group__q7__to__x.html#gabc02597fc3f01033daf43ec0547a2f78":[3,8,5,1],
+"group__q7__to__x.html#gad8958cd3cb7f521466168b46a25b7908":[3,8,5,2],
+"group__scale.html":[3,0,6],
+"group__scale.html#ga3487af88b112f682ee90589cd419e123":[3,0,6,0],
+"group__scale.html#ga83e36cd82bf51ce35406a199e477d47c":[3,0,6,2],
+"group__scale.html#gabc9fd3d37904c58df56492b351d21fb0":[3,0,6,3],
+"group__scale.html#gafaac0e1927daffeb68a42719b53ea780":[3,0,6,1],
+"group__shift.html":[3,0,7],
+"group__shift.html#ga387dd8b7b87377378280978f16cdb13d":[3,0,7,1],
+"group__shift.html#ga47295d08a685f7de700a48dafb4db6fb":[3,0,7,2],
+"group__shift.html#gaa1757e53279780107acc92cf100adb61":[3,0,7,0],
+"group__sin.html":[3,1,2],
+"group__sin.html#ga1fc6d6640be6cfa688a8bea0a48397ee":[3,1,2,1],
+"group__sin.html#ga57aade7d8892585992cdc6375bd82f9c":[3,1,2,2],
+"group__sin.html#gae164899c4a3fc0e946dc5d55555fe541":[3,1,2,0],
+"group__variance.html":[3,7,6],
+"group__variance.html#ga393f26c5a3bfa05624fb8d32232a6d96":[3,7,6,0],
+"group__variance.html#ga79dce009ed2de28a125aeb3f19631654":[3,7,6,1],
+"group__variance.html#gac02873f1c2cc80adfd799305f0e6465d":[3,7,6,2],
+"index.html":[],
+"index.html":[0],
+"modules.html":[3],
+"pages.html":[],
+"structarm__bilinear__interp__instance__f32.html":[4,0],
+"structarm__bilinear__interp__instance__f32.html#a34f2b17cc57b95011960df9718af6ed6":[4,0,1],
+"structarm__bilinear__interp__instance__f32.html#aede17bebfb1f835b61d71dd813eab3f8":[4,0,0],
+"structarm__bilinear__interp__instance__f32.html#afd1e764591c991c212d56c893efb5ea4":[4,0,2],
+"structarm__bilinear__interp__instance__q15.html":[4,1],
+"structarm__bilinear__interp__instance__q15.html#a2130ae30a804995a9f5d0e2189e08565":[4,1,1],
+"structarm__bilinear__interp__instance__q15.html#a50d75b1316cee3e0dfad6dcc4c9a2954":[4,1,2],
+"structarm__bilinear__interp__instance__q15.html#a7fa8772d01583374ff8ac18205a26a37":[4,1,0],
+"structarm__bilinear__interp__instance__q31.html":[4,2],
+"structarm__bilinear__interp__instance__q31.html#a2082e3eac56354d75291f03e96ce4aa5":[4,2,1],
+"structarm__bilinear__interp__instance__q31.html#a6c3eff4eb17ff1d43f170efb84713a2d":[4,2,0],
+"structarm__bilinear__interp__instance__q31.html#a843eae0c9db5f815e77e1aaf9afea358":[4,2,2],
+"structarm__bilinear__interp__instance__q7.html":[4,3],
+"structarm__bilinear__interp__instance__q7.html#a860dd0d24380ea06cfbb348fb3b12c9a":[4,3,0],
+"structarm__bilinear__interp__instance__q7.html#ad5a8067cab5f9ea4688b11a623e16607":[4,3,1],
+"structarm__bilinear__interp__instance__q7.html#af05194d691bbefb02c34bafb22ca9ef0":[4,3,2],
+"structarm__biquad__cas__df1__32x64__ins__q31.html":[4,4],
+"structarm__biquad__cas__df1__32x64__ins__q31.html#a490462d6ebe0fecfb6acbf51bed22ecf":[4,4,1],
+"structarm__biquad__cas__df1__32x64__ins__q31.html#a4c899cdfaf2bb955323e93637bd662e0":[4,4,3],
+"structarm__biquad__cas__df1__32x64__ins__q31.html#a8e9d58e8dba5aa3b2fc4f36d2ed07996":[4,4,2],
+"structarm__biquad__cas__df1__32x64__ins__q31.html#ad7cb9a9f5df8f4fcfc7a0b633672e574":[4,4,0],
+"structarm__biquad__cascade__df2T__instance__f32.html":[4,5],
+"structarm__biquad__cascade__df2T__instance__f32.html#a24d223addfd926a7177088cf2efe76b1":[4,5,2],
+"structarm__biquad__cascade__df2T__instance__f32.html#a49a24fe1b6ad3b0b26779c32d8d80b2e":[4,5,1],
+"structarm__biquad__cascade__df2T__instance__f32.html#a4d17958c33c3d0a905f974bac50f033f":[4,5,0],
+"structarm__biquad__cascade__df2T__instance__f64.html":[4,6],
+"structarm__biquad__cascade__df2T__instance__f64.html#a0bde57b618e3f9059b23b0de64e12ce3":[4,6,2]
+};
diff --git a/docs/DSP/html/navtreeindex2.js b/docs/DSP/html/navtreeindex2.js
new file mode 100644
index 0000000..afc72e9
--- /dev/null
+++ b/docs/DSP/html/navtreeindex2.js
@@ -0,0 +1,253 @@
+var NAVTREEINDEX2 =
+{
+"structarm__biquad__cascade__df2T__instance__f64.html#ad55380ff835b533aa5168f836db8a4de":[4,6,0],
+"structarm__biquad__cascade__df2T__instance__f64.html#ae2f0180f9038c0393e1d6921bb3b878b":[4,6,1],
+"structarm__biquad__cascade__stereo__df2T__instance__f32.html":[4,7],
+"structarm__biquad__cascade__stereo__df2T__instance__f32.html#a2cb00048bb1fe957a03c1ff56dfaf8f0":[4,7,2],
+"structarm__biquad__cascade__stereo__df2T__instance__f32.html#a5655328252da5c2c2425ceed253bc4f1":[4,7,0],
+"structarm__biquad__cascade__stereo__df2T__instance__f32.html#a58b15644de62a632c5e9d4a563569dc6":[4,7,1],
+"structarm__biquad__casd__df1__inst__f32.html":[4,8],
+"structarm__biquad__casd__df1__inst__f32.html#a8c245d79e0d8cfabc82409d4b54fb682":[4,8,2],
+"structarm__biquad__casd__df1__inst__f32.html#af69820c37a87252c46453e4cfe120585":[4,8,0],
+"structarm__biquad__casd__df1__inst__f32.html#af9df3820576fb921809d1462c9c6d16c":[4,8,1],
+"structarm__biquad__casd__df1__inst__q15.html":[4,9],
+"structarm__biquad__casd__df1__inst__q15.html#a1edaacdebb5b09d7635bf20c779855fc":[4,9,1],
+"structarm__biquad__casd__df1__inst__q15.html#a5481104ef2f8f81360b80b47d69ae932":[4,9,3],
+"structarm__biquad__casd__df1__inst__q15.html#ad6d95e70abcf4ff1300181415ad92153":[4,9,0],
+"structarm__biquad__casd__df1__inst__q15.html#ada7e9d6269e6ed4eacf8f68729e9832d":[4,9,2],
+"structarm__biquad__casd__df1__inst__q31.html":[4,10],
+"structarm__biquad__casd__df1__inst__q31.html#a2c2b579f1df1d8273a5d9d945c27e1b2":[4,10,0],
+"structarm__biquad__casd__df1__inst__q31.html#a5dcf4727f58eb4e8e8b392508d8657bb":[4,10,3],
+"structarm__biquad__casd__df1__inst__q31.html#a636c7fbe09ec4bef0bc0a4b4e2151cbe":[4,10,2],
+"structarm__biquad__casd__df1__inst__q31.html#aa62366c632f3b5305086f841f079dbd2":[4,10,1],
+"structarm__cfft__instance__f32.html":[4,11],
+"structarm__cfft__instance__f32.html#a21ceaf59a1bb8440af57c28d2dd9bbab":[4,11,2],
+"structarm__cfft__instance__f32.html#a3ba329ed153d182746376208e773d648":[4,11,0],
+"structarm__cfft__instance__f32.html#a59cc6f753f1498716e1444ac054c06de":[4,11,3],
+"structarm__cfft__instance__f32.html#acd8f9e9540e3dd348212726e5d6aaa95":[4,11,1],
+"structarm__cfft__instance__q15.html":[4,12],
+"structarm__cfft__instance__q15.html#a5f9e1d3a8c127ee323b5e6929aeb90df":[4,12,1],
+"structarm__cfft__instance__q15.html#a738907cf34bdbbaf724414ac2decbc3c":[4,12,0],
+"structarm__cfft__instance__q15.html#ac9160b80243b99a0b6e2f75ddb5cf0ae":[4,12,2],
+"structarm__cfft__instance__q15.html#afdaf12ce4687cec021c5ae73d0987a3f":[4,12,3],
+"structarm__cfft__instance__q31.html":[4,13],
+"structarm__cfft__instance__q31.html#a2250fa6b8fe73292c5418c50c0549f87":[4,13,0],
+"structarm__cfft__instance__q31.html#a4406f23e8fd0bff8d555225612e2a2a8":[4,13,1],
+"structarm__cfft__instance__q31.html#a8a464461649f023325ced1e10470f5d0":[4,13,2],
+"structarm__cfft__instance__q31.html#af751114feb91de3ace8600e91bdd0872":[4,13,3],
+"structarm__cfft__radix2__instance__f32.html":[4,14],
+"structarm__cfft__radix2__instance__f32.html#a1d3d289d47443e597d88a40effd14b8f":[4,14,4],
+"structarm__cfft__radix2__instance__f32.html#a2f915a1c29635c1623086aaaa726be8f":[4,14,2],
+"structarm__cfft__radix2__instance__f32.html#a411f75b6ed01690293f4f5988030ea42":[4,14,7],
+"structarm__cfft__radix2__instance__f32.html#a8dbe98d2c924e35e0a3fed2fe948176f":[4,14,3],
+"structarm__cfft__radix2__instance__f32.html#a92b8fa0a151cd800436094903a5ca0a4":[4,14,5],
+"structarm__cfft__radix2__instance__f32.html#ac1688dafa5177f6b1505abbfd0cf8b21":[4,14,1],
+"structarm__cfft__radix2__instance__f32.html#adb0c9d47dbfbd90a6f6ed0a05313a974":[4,14,6],
+"structarm__cfft__radix2__instance__f32.html#af713b4ac5256a19bc965c89fe3005fa3":[4,14,0],
+"structarm__cfft__radix2__instance__q15.html":[4,15],
+"structarm__cfft__radix2__instance__q15.html#a3809dd15e7cbf1a054c728cfbbb0cc5a":[4,15,5],
+"structarm__cfft__radix2__instance__q15.html#a6f2ab87fb4c568656e1f92f687b5c850":[4,15,6],
+"structarm__cfft__radix2__instance__q15.html#a8722720c542cabd41df83fe88ef4f4cb":[4,15,1],
+"structarm__cfft__radix2__instance__q15.html#a874085647351dcf3f0de39d2b1d49744":[4,15,2],
+"structarm__cfft__radix2__instance__q15.html#ab5c073286bdd2f6e2bf783ced36bf1de":[4,15,3],
+"structarm__cfft__radix2__instance__q15.html#ab88afeff6493be3c8b5e4530efa82d51":[4,15,4],
+"structarm__cfft__radix2__instance__q15.html#af8300c1f60caa21e6b44b9240ab5af19":[4,15,0],
+"structarm__cfft__radix2__instance__q31.html":[4,16],
+"structarm__cfft__radix2__instance__q31.html#a1d5bbe9a991e133f81652a77a7985d23":[4,16,5],
+"structarm__cfft__radix2__instance__q31.html#a2607378ce64be16698bb8a3b1af8d3c8":[4,16,3],
+"structarm__cfft__radix2__instance__q31.html#a6239b8d268285334e88c008c07d68616":[4,16,0],
+"structarm__cfft__radix2__instance__q31.html#a960199f1373a192366878ef279eab00f":[4,16,2],
+"structarm__cfft__radix2__instance__q31.html#a9d17a87263953fe3559a007512c9f3a4":[4,16,1],
+"structarm__cfft__radix2__instance__q31.html#ada8e5264f4b22ff4c621817978994674":[4,16,4],
+"structarm__cfft__radix2__instance__q31.html#ae63ca9193322cd477970c1d2086407d1":[4,16,6],
+"structarm__cfft__radix4__instance__f32.html":[4,17],
+"structarm__cfft__radix4__instance__f32.html#a14860c7544911702ca1fa0bf78204ef3":[4,17,6],
+"structarm__cfft__radix4__instance__f32.html#a25d1da64dd6487c291f04d226f9acc66":[4,17,3],
+"structarm__cfft__radix4__instance__f32.html#a7e6a6d290ce158ce9a15a45e364b021a":[4,17,2],
+"structarm__cfft__radix4__instance__f32.html#a8da0d2ca69749fde8cbb95caeac6fe6a":[4,17,5],
+"structarm__cfft__radix4__instance__f32.html#ab9eed39e40b8d7c16381fbccf84467cd":[4,17,4],
+"structarm__cfft__radix4__instance__f32.html#abe31ea2157dfa233e389cdfd3b9993ee":[4,17,7],
+"structarm__cfft__radix4__instance__f32.html#ac10927a1620195a88649ce63dab66120":[4,17,0],
+"structarm__cfft__radix4__instance__f32.html#acc8cb18a8b901b8321ab9d86491e41a3":[4,17,1],
+"structarm__cfft__radix4__instance__q15.html":[4,18],
+"structarm__cfft__radix4__instance__q15.html#a101e3f7b0bd6b5b14cd5214f23df4133":[4,18,0],
+"structarm__cfft__radix4__instance__q15.html#a29dd693537e45421a36891f8439e1fba":[4,18,5],
+"structarm__cfft__radix4__instance__q15.html#a2ecff6ea735cb4d22e922d0fd5736655":[4,18,3],
+"structarm__cfft__radix4__instance__q15.html#a4acf704ae0cf30b53bf0fbfae8e34a59":[4,18,4],
+"structarm__cfft__radix4__instance__q15.html#a5fc543e7d84ca8cb7cf6648970f21ca6":[4,18,2],
+"structarm__cfft__radix4__instance__q15.html#a6b010e5f02d1130c621e3d2e26b95df1":[4,18,1],
+"structarm__cfft__radix4__instance__q15.html#af32fdc78bcc27ca385f9b76a0a1f71c3":[4,18,6],
+"structarm__cfft__radix4__instance__q31.html":[4,19],
+"structarm__cfft__radix4__instance__q31.html#a33a3bc774c97373261699463c05dfe54":[4,19,4],
+"structarm__cfft__radix4__instance__q31.html#a561c22dee4cbdcfa0fd5f15106ecc306":[4,19,5],
+"structarm__cfft__radix4__instance__q31.html#a5a7c4f4c7b3fb655cbb2bc11ef160a2a":[4,19,0],
+"structarm__cfft__radix4__instance__q31.html#a8cf8187b8232815cf17ee82bf572ecf9":[4,19,6],
+"structarm__cfft__radix4__instance__q31.html#a94d2fead4efa4d5eaae142bbe30b0e15":[4,19,1],
+"structarm__cfft__radix4__instance__q31.html#ab413d2a5d3f45fa187d93813bf3bf81b":[4,19,2],
+"structarm__cfft__radix4__instance__q31.html#adc0a62ba669ad2282ecbe43d5d96abab":[4,19,3],
+"structarm__dct4__instance__f32.html":[4,20],
+"structarm__dct4__instance__f32.html#a018f7860b6e070af533fb7d76c7cdc32":[4,20,3],
+"structarm__dct4__instance__f32.html#a262b29a51c371b46efc89120e31ccf37":[4,20,0],
+"structarm__dct4__instance__f32.html#a61ce8c967b2e998a9c0041cca73cdef8":[4,20,2],
+"structarm__dct4__instance__f32.html#a6da1187e070801e011ce5e0582efa861":[4,20,4],
+"structarm__dct4__instance__f32.html#a978f37fc19add31af243ab5c63ae502f":[4,20,5],
+"structarm__dct4__instance__f32.html#ad13544aafad268588c62e3eb35ae662c":[4,20,6],
+"structarm__dct4__instance__f32.html#adb1ef2739ddbe62e5cdadc47455a4147":[4,20,1],
+"structarm__dct4__instance__q15.html":[4,21],
+"structarm__dct4__instance__q15.html#a11cf95c1cd9dd2dd5e4b81b8f88dc208":[4,21,5],
+"structarm__dct4__instance__q15.html#a197098140d68e89a08f7a249003a0b86":[4,21,2],
+"structarm__dct4__instance__q15.html#a53d24009bb9b2e93d0aa07db7f1a6c25":[4,21,0],
+"structarm__dct4__instance__q15.html#a7284932ee8c36107c33815eb62eadffc":[4,21,3],
+"structarm__dct4__instance__q15.html#abc6c847e9f906781e1d5da40e9aafa76":[4,21,6],
+"structarm__dct4__instance__q15.html#ac76df681b1bd502fb4874c06f055dded":[4,21,4],
+"structarm__dct4__instance__q15.html#af43dcbbc2fc661ffbc525afe3dcbd7da":[4,21,1],
+"structarm__dct4__instance__q31.html":[4,22],
+"structarm__dct4__instance__q31.html#a32d3268ba4629908dba056599f0a904d":[4,22,1],
+"structarm__dct4__instance__q31.html#a46a9f136457350676e2bfd3768ff9d6d":[4,22,0],
+"structarm__dct4__instance__q31.html#a7db236e22673146bb1d2c962f0713f08":[4,22,6],
+"structarm__dct4__instance__q31.html#ac80ff7b28fca36aeef74dea12e8312dd":[4,22,2],
+"structarm__dct4__instance__q31.html#ac96579cfb28d08bb11dd2fe4c6303833":[4,22,3],
+"structarm__dct4__instance__q31.html#af1487dab5e7963b85dc0fdc6bf492542":[4,22,5],
+"structarm__dct4__instance__q31.html#af97204d1838925621fc82021a0c2d6c1":[4,22,4],
+"structarm__fir__decimate__instance__f32.html":[4,23],
+"structarm__fir__decimate__instance__f32.html#a268a8b0e80a3d9764baf33e4bc10dde2":[4,23,2],
+"structarm__fir__decimate__instance__f32.html#a2aa2986129db8affef03ede88dd45a03":[4,23,1],
+"structarm__fir__decimate__instance__f32.html#a5bddf29aaaf2011d2e3bcec59a83f633":[4,23,3],
+"structarm__fir__decimate__instance__f32.html#a76a8b2161731638eb3d67f277919f95d":[4,23,0],
+"structarm__fir__decimate__instance__q15.html":[4,24],
+"structarm__fir__decimate__instance__q15.html#a01cacab67e73945e8289075598ede14d":[4,24,2],
+"structarm__fir__decimate__instance__q15.html#a3f7b5184bb28853ef401b001df121047":[4,24,3],
+"structarm__fir__decimate__instance__q15.html#aad9320284218b3aa378527ea518cf093":[4,24,0],
+"structarm__fir__decimate__instance__q15.html#ac1e9844488ec717da334fbd4c4f41990":[4,24,1],
+"structarm__fir__decimate__instance__q31.html":[4,25],
+"structarm__fir__decimate__instance__q31.html#a030d0391538c2481c5b348fd09a952ff":[4,25,2],
+"structarm__fir__decimate__instance__q31.html#a0ef0ef9e265f7ab873cfc6daa7593fdb":[4,25,3],
+"structarm__fir__decimate__instance__q31.html#a37915d42b0dc5e3057ebe83110798482":[4,25,1],
+"structarm__fir__decimate__instance__q31.html#ad3d6936c36303b30dd38f1eddf248ae5":[4,25,0],
+"structarm__fir__instance__f32.html":[4,26],
+"structarm__fir__instance__f32.html#a1c9cfca901d5902afeb640f2831488f4":[4,26,1],
+"structarm__fir__instance__f32.html#a20cf98c92b5323799b7881c9ff4d2f7c":[4,26,0],
+"structarm__fir__instance__f32.html#a7afcf4022e8560db9b8fd28b0d090a15":[4,26,2],
+"structarm__fir__instance__q15.html":[4,27],
+"structarm__fir__instance__q15.html#a0e46f93cf51bfb18b1be808be9c5bfc9":[4,27,0],
+"structarm__fir__instance__q15.html#a6d16db16a5f8f0db54938f2967244d9e":[4,27,1],
+"structarm__fir__instance__q15.html#aa8d25f44f45b6a6c4cf38c31569b8a01":[4,27,2],
+"structarm__fir__instance__q31.html":[4,28],
+"structarm__fir__instance__q31.html#a409f39c93b744784648bdc365541444d":[4,28,2],
+"structarm__fir__instance__q31.html#a918fadd775b7a0482b21bf34dae2f094":[4,28,0],
+"structarm__fir__instance__q31.html#afaae4c884bdf11a4ec2f3b9bb2bb51d0":[4,28,1],
+"structarm__fir__instance__q7.html":[4,29],
+"structarm__fir__instance__q7.html#a0e45aedefc3fffad6cb315c5b6e5bd49":[4,29,1],
+"structarm__fir__instance__q7.html#a9b50840e2c5ef5b17e1a584fb4cf0d06":[4,29,0],
+"structarm__fir__instance__q7.html#aaddea3b9c7e16ddfd9428b7bf9f9c200":[4,29,2],
+"structarm__fir__interpolate__instance__f32.html":[4,30],
+"structarm__fir__interpolate__instance__f32.html#a389e669e13ec56292a70db8e92194b12":[4,30,2],
+"structarm__fir__interpolate__instance__f32.html#a42a8ba1bda85fa86d7b6c84d3da4c75b":[4,30,3],
+"structarm__fir__interpolate__instance__f32.html#a86053b715980a93c9df630d6de5bb63c":[4,30,1],
+"structarm__fir__interpolate__instance__f32.html#ae6f94dcc0ccd8aa4bc699b20985d9df5":[4,30,0],
+"structarm__fir__interpolate__instance__q15.html":[4,31],
+"structarm__fir__interpolate__instance__q15.html#a26b864363fa47954248f2590e3a82a3c":[4,31,3],
+"structarm__fir__interpolate__instance__q15.html#a5431bdc079e72a973b51d359f7f13603":[4,31,0],
+"structarm__fir__interpolate__instance__q15.html#a767d91d61d4c0beeddd4325d28d28e24":[4,31,1],
+"structarm__fir__interpolate__instance__q15.html#ad5178a02a697a77e0d0e60705d9f0a19":[4,31,2],
+"structarm__fir__interpolate__instance__q31.html":[4,32],
+"structarm__fir__interpolate__instance__q31.html#a5cdf0a631cb74e0e9588c388abe5235c":[4,32,0],
+"structarm__fir__interpolate__instance__q31.html#a5d243796584afc7cd6c557f00b7acca5":[4,32,2],
+"structarm__fir__interpolate__instance__q31.html#addde04514b6e6ac72be3d609f0398b1a":[4,32,3],
+"structarm__fir__interpolate__instance__q31.html#afa719433687e1936ec3403d0d32f06e6":[4,32,1],
+"structarm__fir__lattice__instance__f32.html":[4,33],
+"structarm__fir__lattice__instance__f32.html#a33bf5948c947f9ef80a99717cb0a0a43":[4,33,1],
+"structarm__fir__lattice__instance__f32.html#ad369bd9997a250f195254df37408a38f":[4,33,0],
+"structarm__fir__lattice__instance__f32.html#ae348884a1ba9b83fadccd5da640cbcaf":[4,33,2],
+"structarm__fir__lattice__instance__q15.html":[4,34],
+"structarm__fir__lattice__instance__q15.html#a37b90dea2bc3ee7c9951a9fe74db0cbb":[4,34,2],
+"structarm__fir__lattice__instance__q15.html#a38b179138d6a6c9cac4f8f79b6fd5357":[4,34,0],
+"structarm__fir__lattice__instance__q15.html#a78f872826140069cf67836fff87360bc":[4,34,1],
+"structarm__fir__lattice__instance__q31.html":[4,35],
+"structarm__fir__lattice__instance__q31.html#a08fe9494ab7cd336b791e9657adadcf6":[4,35,2],
+"structarm__fir__lattice__instance__q31.html#a66c3364bf5863cd45e05f1652c3dc522":[4,35,1],
+"structarm__fir__lattice__instance__q31.html#a9f3773bbb76bc5a8a5ee9d37786bf478":[4,35,0],
+"structarm__fir__sparse__instance__f32.html":[4,36],
+"structarm__fir__sparse__instance__f32.html#a04af7c738dfb0882ad102fcad501d94a":[4,36,2],
+"structarm__fir__sparse__instance__f32.html#a57585aeca9dc8686e08df2865375a86d":[4,36,5],
+"structarm__fir__sparse__instance__f32.html#a5e19e7f234ac30a3db843352bf2a8515":[4,36,1],
+"structarm__fir__sparse__instance__f32.html#a794af0916666d11cc564d6df08553555":[4,36,3],
+"structarm__fir__sparse__instance__f32.html#aaa54ae67e5d10c6dd0d697945c638d31":[4,36,4],
+"structarm__fir__sparse__instance__f32.html#af8b8c775f4084c36774f06c082b4c078":[4,36,0],
+"structarm__fir__sparse__instance__q15.html":[4,37],
+"structarm__fir__sparse__instance__q15.html#a0f66b126dd8b85f7467cfb01b7bc4d77":[4,37,1],
+"structarm__fir__sparse__instance__q15.html#a78a6565473b5f0b8c77c3f0f58a76069":[4,37,2],
+"structarm__fir__sparse__instance__q15.html#a89487f28cab52637426024005e478985":[4,37,5],
+"structarm__fir__sparse__instance__q15.html#a98b92b0f5208110129b9a67b1db90408":[4,37,3],
+"structarm__fir__sparse__instance__q15.html#ad14cc1070eecf7e1926d8f67a8273182":[4,37,0],
+"structarm__fir__sparse__instance__q15.html#aeab2855176c6efdb231a73a3672837d5":[4,37,4],
+"structarm__fir__sparse__instance__q31.html":[4,38],
+"structarm__fir__sparse__instance__q31.html#a07b6c01e58ec6dde384719130d36b0dc":[4,38,1],
+"structarm__fir__sparse__instance__q31.html#a093d6227f0d1597982cd083fb126f4e0":[4,38,2],
+"structarm__fir__sparse__instance__q31.html#a557ed9d477e76e4ad2019344f19f568a":[4,38,5],
+"structarm__fir__sparse__instance__q31.html#a830be89daa5a393b225048889aa045d1":[4,38,3],
+"structarm__fir__sparse__instance__q31.html#ab87ae457adec8f727afefaa2599fc983":[4,38,4],
+"structarm__fir__sparse__instance__q31.html#afdd3a1dc72132c854dc379154b68b674":[4,38,0],
+"structarm__fir__sparse__instance__q7.html":[4,39],
+"structarm__fir__sparse__instance__q7.html#a18072cf3ef3666d588f0d49512f2b28f":[4,39,3],
+"structarm__fir__sparse__instance__q7.html#a2d2e65473fe3a3f2b953b4e0b60824df":[4,39,5],
+"structarm__fir__sparse__instance__q7.html#a3dac86f15e33553e8f3e19e0d712bae5":[4,39,2],
+"structarm__fir__sparse__instance__q7.html#a54cdd27ca1c672b126c38763ce678b1c":[4,39,1],
+"structarm__fir__sparse__instance__q7.html#ac625393c84bc0342ffdf26fc4eba1ac1":[4,39,4],
+"structarm__fir__sparse__instance__q7.html#af74dacc1d34c078283e50f2530eb91df":[4,39,0],
+"structarm__iir__lattice__instance__f32.html":[4,40],
+"structarm__iir__lattice__instance__f32.html#a30babe7815510219e6e3d28e6e4a5969":[4,40,2],
+"structarm__iir__lattice__instance__f32.html#aa69fcdd3775e828d450ce1bbd978fa31":[4,40,1],
+"structarm__iir__lattice__instance__f32.html#af8de449af5efe1f30be82f9ba35587ee":[4,40,0],
+"structarm__iir__lattice__instance__f32.html#afc7c8f577e6f27d097fe55f57e707f72":[4,40,3],
+"structarm__iir__lattice__instance__q15.html":[4,41],
+"structarm__iir__lattice__instance__q15.html#a41c214a1ec38d4a82fae8899d715dd29":[4,41,1],
+"structarm__iir__lattice__instance__q15.html#a4c4f57f45b223abbe2a9fb727bd2cad9":[4,41,3],
+"structarm__iir__lattice__instance__q15.html#a96fbed313bef01070409fa182d26ba3f":[4,41,0],
+"structarm__iir__lattice__instance__q15.html#afd0136ab917b529554d93f41a5e04618":[4,41,2],
+"structarm__iir__lattice__instance__q31.html":[4,42],
+"structarm__iir__lattice__instance__q31.html#a04507e2b982b1dfa97b7b55752dea6b9":[4,42,3],
+"structarm__iir__lattice__instance__q31.html#a1d30aa16aac7722936ea9dee59211863":[4,42,1],
+"structarm__iir__lattice__instance__q31.html#a941282745effd26a889fbfadf4b95e6a":[4,42,2],
+"structarm__iir__lattice__instance__q31.html#a9df4570ed28c50fd9193ab654ff236ad":[4,42,0],
+"structarm__linear__interp__instance__f32.html":[4,43],
+"structarm__linear__interp__instance__f32.html#a08352dc6ea82fbc0827408e018535481":[4,43,2],
+"structarm__linear__interp__instance__f32.html#a95f02a926b16d35359aca5b31e813b11":[4,43,0],
+"structarm__linear__interp__instance__f32.html#aa8e2d686b5434a406d390b347b183511":[4,43,3],
+"structarm__linear__interp__instance__f32.html#ab373001f6afad0850359c344a4d7eee4":[4,43,1],
+"structarm__lms__instance__f32.html":[4,44],
+"structarm__lms__instance__f32.html#a4795c6f7d3f17cec15c2fd09f66edd1a":[4,44,2],
+"structarm__lms__instance__f32.html#aaf94285be2f99b5b9af40bea8dcb14b9":[4,44,3],
+"structarm__lms__instance__f32.html#ae2af43d74c93dba16b876e10c97a5b99":[4,44,0],
+"structarm__lms__instance__f32.html#af73880d9009982f5d14529869494ec3d":[4,44,1],
+"structarm__lms__instance__q15.html":[4,45],
+"structarm__lms__instance__q15.html#a0078e894f805af1b360369e619fb57b3":[4,45,1],
+"structarm__lms__instance__q15.html#a42f95368b94898eb82608e1113d18cab":[4,45,2],
+"structarm__lms__instance__q15.html#a9a575ff82c1e68cbb583083439260d08":[4,45,4],
+"structarm__lms__instance__q15.html#aae46129d7cfd7f1c162cc502ed0a9d49":[4,45,0],
+"structarm__lms__instance__q15.html#acca5fbaef4a52ae411de24c9a0b929cf":[4,45,3],
+"structarm__lms__instance__q31.html":[4,46],
+"structarm__lms__instance__q31.html#a206d47b49de6f357f933ebe61520753c":[4,46,4],
+"structarm__lms__instance__q31.html#a4705a8f0011bb9166e09bf5bd51e595e":[4,46,3],
+"structarm__lms__instance__q31.html#a4afe56e991a5416adfd462aa88bda500":[4,46,2],
+"structarm__lms__instance__q31.html#ac0d84f7d054555931ef8a62511fbcb8a":[4,46,1],
+"structarm__lms__instance__q31.html#acb6ca9996b3c5f740d5d6c8e9f4f1d46":[4,46,0],
+"structarm__lms__norm__instance__f32.html":[4,47],
+"structarm__lms__norm__instance__f32.html#a0bc03338687002ed5f2e4a363eb095ec":[4,47,4],
+"structarm__lms__norm__instance__f32.html#a1ba688d90aba7de003ed4ad8e2e7ddda":[4,47,3],
+"structarm__lms__norm__instance__f32.html#a6a4119e4f39447bbee31b066deafa16f":[4,47,0],
+"structarm__lms__norm__instance__f32.html#a84401d3cfc6c40f69c08223cf341b886":[4,47,1],
+"structarm__lms__norm__instance__f32.html#ac95f8ca3d816524c2070643852fac5e8":[4,47,2],
+"structarm__lms__norm__instance__f32.html#aec958fe89b164a30f38bcca9f5d96218":[4,47,5],
+"structarm__lms__norm__instance__q15.html":[4,48],
+"structarm__lms__norm__instance__q15.html#a1c81ded399919d8181026bc1c8602e7b":[4,48,0],
+"structarm__lms__norm__instance__q15.html#a3fc1d6f97d2c6d5324871de6895cb7e9":[4,48,7],
+"structarm__lms__norm__instance__q15.html#a7ce00f21d11cfda6d963240641deea8c":[4,48,1],
+"structarm__lms__norm__instance__q15.html#a9aabb0e4c79f3db807e7a441fa36f5f8":[4,48,6],
+"structarm__lms__norm__instance__q15.html#a9ee7a45f4f315d7996a969e25fdc7146":[4,48,2],
+"structarm__lms__norm__instance__q15.html#aa0d435fbcf7dedb7179d4467e9b79e9f":[4,48,4],
+"structarm__lms__norm__instance__q15.html#aa4de490b3bdbd03561b76ee07901c8e3":[4,48,5],
+"structarm__lms__norm__instance__q15.html#ae7bca648c75a2ffa02d87852bb78bc8a":[4,48,3],
+"structarm__lms__norm__instance__q31.html":[4,49],
+"structarm__lms__norm__instance__q31.html#a28d7b9e437817f83397e081967e90f3c":[4,49,4]
+};
diff --git a/docs/DSP/html/navtreeindex3.js b/docs/DSP/html/navtreeindex3.js
new file mode 100644
index 0000000..b064058
--- /dev/null
+++ b/docs/DSP/html/navtreeindex3.js
@@ -0,0 +1,79 @@
+var NAVTREEINDEX3 =
+{
+"structarm__lms__norm__instance__q31.html#a28e4c085af69c9c3e2e95dacf8004c3e":[4,49,2],
+"structarm__lms__norm__instance__q31.html#a3c0ae42869afec8555dc8e3a7ef9b386":[4,49,0],
+"structarm__lms__norm__instance__q31.html#a47c4466d644e0d8ba407995adfa9b917":[4,49,7],
+"structarm__lms__norm__instance__q31.html#a57a64c1ff102d033c1bd05043f1d9955":[4,49,3],
+"structarm__lms__norm__instance__q31.html#a6b25c96cf048b77078d62f4252a01ec4":[4,49,5],
+"structarm__lms__norm__instance__q31.html#a85836d0907077b9ac660f7bbbaa9d694":[4,49,6],
+"structarm__lms__norm__instance__q31.html#ad3dd2a2406e02fdaa7782ba6c3940a64":[4,49,1],
+"structarm__matrix__instance__f32.html":[4,50],
+"structarm__matrix__instance__f32.html#a23f4e34d70a82c9cad7612add5640b7b":[4,50,1],
+"structarm__matrix__instance__f32.html#acdd1fb73734df68b89565c54f1dd8ae2":[4,50,0],
+"structarm__matrix__instance__f32.html#af3917c032600a9dfd5ed4a96f074910a":[4,50,2],
+"structarm__matrix__instance__f64.html":[4,51],
+"structarm__matrix__instance__f64.html#a5b2475f8ff1e4818955cdd18bc40a097":[4,51,2],
+"structarm__matrix__instance__f64.html#a8b44d1e5003345047c4ead9e1593bf22":[4,51,1],
+"structarm__matrix__instance__f64.html#ab0f0399aff3201880e2d8a447de9a7ee":[4,51,0],
+"structarm__matrix__instance__q15.html":[4,52],
+"structarm__matrix__instance__q15.html#a6da33a5553e634787d0f515cf8d724af":[4,52,2],
+"structarm__matrix__instance__q15.html#a9bac6ed54be287c4d4f01a1a28be65f5":[4,52,1],
+"structarm__matrix__instance__q15.html#acbbce67ba058d8e1c867c71d57288c97":[4,52,0],
+"structarm__matrix__instance__q31.html":[4,53],
+"structarm__matrix__instance__q31.html#a09a64267c0579fef086efc9059741e56":[4,53,2],
+"structarm__matrix__instance__q31.html#a63bacac158a821c8cfc06088d251598c":[4,53,1],
+"structarm__matrix__instance__q31.html#abd161da7614eda927157f18b698074b1":[4,53,0],
+"structarm__pid__instance__f32.html":[4,54],
+"structarm__pid__instance__f32.html#a155acf642ba2f521869f19d694cd7fa0":[4,54,2],
+"structarm__pid__instance__f32.html#a7def89571c50f7137a213326a396e560":[4,54,1],
+"structarm__pid__instance__f32.html#aa9b9aa9e413c6cec376a9dddc9f01ebe":[4,54,5],
+"structarm__pid__instance__f32.html#ac0feffde05fe391eeab3bf78e953830a":[4,54,4],
+"structarm__pid__instance__f32.html#ad5b68fbf84d16188ae4747ff91f6f088":[4,54,3],
+"structarm__pid__instance__f32.html#ad7b0bed64915d0a25a3409fa2dc45556":[4,54,0],
+"structarm__pid__instance__f32.html#afd394e1e52fb1d526aa472c83b8f2464":[4,54,6],
+"structarm__pid__instance__q15.html":[4,55],
+"structarm__pid__instance__q15.html#a0dcc19d5c8f7bc401acea9e8318cd777":[4,55,4],
+"structarm__pid__instance__q15.html#a33e8b4c2d3e24b8b494f6edca6a89c1b":[4,55,2],
+"structarm__pid__instance__q15.html#a4a3f0a878b5b6b055e3478a2f244cd30":[4,55,6],
+"structarm__pid__instance__q15.html#ad228aae24a1b6d855c93a8b9bbc1c4f1":[4,55,5],
+"structarm__pid__instance__q15.html#ad77f3a2823c7f96de42c92a3fbf3246b":[4,55,0],
+"structarm__pid__instance__q15.html#ad8ac5ff736c0e51180398c31f777f18a":[4,55,1],
+"structarm__pid__instance__q15.html#af5d4b53091f19eff7536636b7cc43111":[4,55,3],
+"structarm__pid__instance__q31.html":[4,56],
+"structarm__pid__instance__q31.html#a228e4a64da6014844a0a671a1fa391d4":[4,56,6],
+"structarm__pid__instance__q31.html#a2f7492bd6fb92fae5e2de7fbbec39b0e":[4,56,1],
+"structarm__pid__instance__q31.html#a3e34537c53af4f9ad7bfffa4dff27c82":[4,56,2],
+"structarm__pid__instance__q31.html#aa5332635ce9c7078cdb4c1ecf442eadd":[4,56,0],
+"structarm__pid__instance__q31.html#aa861d69fd398f29aa0b4b455a823ed72":[4,56,4],
+"structarm__pid__instance__q31.html#aab4ff371d14441df501f1169f71cbd17":[4,56,3],
+"structarm__pid__instance__q31.html#ac2410bf7f856d58dc1d773d4983cac8e":[4,56,5],
+"structarm__rfft__fast__instance__f32.html":[4,57],
+"structarm__rfft__fast__instance__f32.html#a37419ababdfb3151b1891ae6bcd21012":[4,57,2],
+"structarm__rfft__fast__instance__f32.html#a9f30b04f163fabc1b24421d3c323d5fc":[4,57,1],
+"structarm__rfft__fast__instance__f32.html#aef06ab665041ec36f5b25d464f0cab14":[4,57,0],
+"structarm__rfft__instance__f32.html":[4,58],
+"structarm__rfft__instance__f32.html#a075076e07ebb8521d8e3b49a31db6c57":[4,58,1],
+"structarm__rfft__instance__f32.html#a23543ecfd027fea2477fe1eea23c3c4d":[4,58,6],
+"structarm__rfft__instance__f32.html#a4219d4669699e4efdcb150ed7a0d9a57":[4,58,2],
+"structarm__rfft__instance__f32.html#a534cc7e6e9b3e3dd022fad611c762142":[4,58,5],
+"structarm__rfft__instance__f32.html#a5ee6d10a934ab4b666e0bb286c3d633f":[4,58,3],
+"structarm__rfft__instance__f32.html#a9f47ba9f50c81e4445ae3827b981bc05":[4,58,4],
+"structarm__rfft__instance__f32.html#ac342f3248157cbbd2f04a3c8ec9fc9eb":[4,58,0],
+"structarm__rfft__instance__f32.html#aede85350fb5ae6baa1b3e8bfa15b18d6":[4,58,7],
+"structarm__rfft__instance__q15.html":[4,59],
+"structarm__rfft__instance__q15.html#a4329c15b056444746d37ff082a24d31a":[4,59,3],
+"structarm__rfft__instance__q15.html#a4c65cd40e0098ec2f5c0dc31488b9bc6":[4,59,0],
+"structarm__rfft__instance__q15.html#a8051ffe268c147e431e1bea7bb4c4258":[4,59,2],
+"structarm__rfft__instance__q15.html#a937d815022adc557b435ba8c6cd58b0d":[4,59,5],
+"structarm__rfft__instance__q15.html#aac5cf9e825917cbb14f439e56bb86ab3":[4,59,1],
+"structarm__rfft__instance__q15.html#afd444d05858c5f419980e94e8240d5c3":[4,59,6],
+"structarm__rfft__instance__q15.html#affbf2de522ac029432d98e8373c0ec53":[4,59,4],
+"structarm__rfft__instance__q31.html":[4,60],
+"structarm__rfft__instance__q31.html#a2a0c944e66bab92fcbe19d1c29153250":[4,60,4],
+"structarm__rfft__instance__q31.html#a3cb90cdc928a88b0203917dcb3dc1b71":[4,60,0],
+"structarm__rfft__instance__q31.html#a6fc90252b579f7c29e01bd279334fc43":[4,60,6],
+"structarm__rfft__instance__q31.html#a8fe10d425b59e096c23aa4bb5caa1974":[4,60,3],
+"structarm__rfft__instance__q31.html#ae5070be4c2e0327e618f5e1f4c5b9d80":[4,60,5],
+"structarm__rfft__instance__q31.html#af5c2615e6cde15524df38fa57ea32d94":[4,60,2],
+"structarm__rfft__instance__q31.html#af777b0cadd5abaf064323692c2e6693b":[4,60,1]
+};
diff --git a/docs/DSP/html/open.png b/docs/DSP/html/open.png
new file mode 100644
index 0000000..30f75c7
Binary files /dev/null and b/docs/DSP/html/open.png differ
diff --git a/docs/DSP/html/pages.html b/docs/DSP/html/pages.html
new file mode 100644
index 0000000..84b8d2b
--- /dev/null
+++ b/docs/DSP/html/pages.html
@@ -0,0 +1,134 @@
+
+
+
+
+
+Usage and Description
+CMSIS-DSP: Usage and Description
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+

+

+
+ 
+ 
+  
+  
+ 
+ 
+

+   
CMSIS-DSP
+    Version 1.5.2
+   

+   
CMSIS DSP Software Library

+  

+

+
+

+    
    
+      
+	  

+

+
+
+  
+

+

+  
+  

+  

+

+
+

+
+
+
+
+

+
+

+
+

+  

+
Usage and Description
  

+

+

+
Here is a list of all related documentation pages:

+
+
+
+
oRevision History of CMSIS-DSP
\Deprecated List

+

+

+

+
+
+
+
diff --git a/docs/DSP/html/park.gif b/docs/DSP/html/park.gif
new file mode 100644
index 0000000..db0fd40
Binary files /dev/null and b/docs/DSP/html/park.gif differ
diff --git a/docs/DSP/html/parkFormula.gif b/docs/DSP/html/parkFormula.gif
new file mode 100644
index 0000000..3b1861b
Binary files /dev/null and b/docs/DSP/html/parkFormula.gif differ
diff --git a/docs/DSP/html/parkInvFormula.gif b/docs/DSP/html/parkInvFormula.gif
new file mode 100644
index 0000000..4cb89df
Binary files /dev/null and b/docs/DSP/html/parkInvFormula.gif differ
diff --git a/docs/DSP/html/printComponentTabs.js b/docs/DSP/html/printComponentTabs.js
new file mode 100644
index 0000000..8afdb6b
--- /dev/null
+++ b/docs/DSP/html/printComponentTabs.js
@@ -0,0 +1,39 @@
+var strgURL =   location.pathname;                      // path of current component
+
+// constuctor for the array of objects
+function tabElement(id, folderName, tabTxt )  {
+	this.id = id;                                       // elementID as needed in html; 
+	this.folderName = folderName;                       // folder name of the component 
+    this.tabTxt = tabTxt;                               // Text displayed as menu on the web
+	this.currentListItem = '
  •  ' + this.tabTxt + '
    • ';
+	this.listItem = '
  •  ' + this.tabTxt + '
    • ';
+};
+
+// array of objects
+var arr = [];
+
+// fill array
+ arr.push( new tabElement( "GEN",     "/General/html/",     "General")   );
+ arr.push( new tabElement( "CORE_A",  "/Core_A/html/",      "CMSIS-Core(A)")    );
+ arr.push( new tabElement( "CORE_M",  "/Core/html/",        "CMSIS-Core(M)")    );
+ arr.push( new tabElement( "DRV",     "/Driver/html/",      "Driver")    );
+ arr.push( new tabElement( "DSP",     "/DSP/html/",         "DSP")       );
+ arr.push( new tabElement( "NN",      "/NN/html/",          "NN")       );
+ arr.push( new tabElement( "RTOSv1",  "/RTOS/html/",        "RTOS v1")   );
+ arr.push( new tabElement( "RTOSv2",  "/RTOS2/html/",       "RTOS v2")   );
+ arr.push( new tabElement( "PACK",    "/Pack/html/",        "Pack")      );
+ arr.push( new tabElement( "SVD",     "/SVD/html/",         "SVD")       );
+ arr.push( new tabElement( "DAP",     "/DAP/html/",         "DAP")       );
+ arr.push( new tabElement( "ZONE",    "/Zone/html/",        "Zone")      );
+ 
+// write tabs
+// called from the header file.
+function writeComponentTabs()  {
+  for ( var i=0; i < arr.length; i++ ) {
+    if (strgURL.search(arr[i].folderName) > 0) {                    // if this is the current folder
+      document.write(arr[i].currentListItem);                       // then print and hightlight the tab
+    } else {                                                      
+      document.write(arr[i].listItem);                              // else, print the tab
+    }                                                             
+  }
+};
diff --git a/docs/DSP/html/resize.js b/docs/DSP/html/resize.js
new file mode 100644
index 0000000..304fcb6
--- /dev/null
+++ b/docs/DSP/html/resize.js
@@ -0,0 +1,97 @@
+var cookie_namespace = 'doxygen'; 
+var sidenav,navtree,content,header;
+
+function readCookie(cookie) 
+{
+  var myCookie = cookie_namespace+"_"+cookie+"=";
+  if (document.cookie) 
+  {
+    var index = document.cookie.indexOf(myCookie);
+    if (index != -1) 
+    {
+      var valStart = index + myCookie.length;
+      var valEnd = document.cookie.indexOf(";", valStart);
+      if (valEnd == -1) 
+      {
+        valEnd = document.cookie.length;
+      }
+      var val = document.cookie.substring(valStart, valEnd);
+      return val;
+    }
+  }
+  return 0;
+}
+
+function writeCookie(cookie, val, expiration) 
+{
+  if (val==undefined) return;
+  if (expiration == null) 
+  {
+    var date = new Date();
+    date.setTime(date.getTime()+(10*365*24*60*60*1000)); // default expiration is one week
+    expiration = date.toGMTString();
+  }
+  document.cookie = cookie_namespace + "_" + cookie + "=" + val + "; expires=" + expiration+"; path=/";
+}
+ 
+function resizeWidth() 
+{
+  var windowWidth = $(window).width() + "px";
+  var sidenavWidth = $(sidenav).outerWidth();
+  content.css({marginLeft:parseInt(sidenavWidth)+"px"}); 
+  writeCookie('width',sidenavWidth, null);
+}
+
+function restoreWidth(navWidth)
+{
+  var windowWidth = $(window).width() + "px";
+  content.css({marginLeft:parseInt(navWidth)+6+"px"});
+  sidenav.css({width:navWidth + "px"});
+}
+
+function resizeHeight() 
+{
+  var headerHeight = header.outerHeight();
+  var footerHeight = footer.outerHeight();
+  var windowHeight = $(window).height() - headerHeight - footerHeight;
+  content.css({height:windowHeight + "px"});
+  navtree.css({height:windowHeight + "px"});
+  sidenav.css({height:windowHeight + "px",top: headerHeight+"px"});
+}
+
+function initResizable()
+{
+  header  = $("#top");
+  sidenav = $("#side-nav");
+  content = $("#doc-content");
+  navtree = $("#nav-tree");
+  footer  = $("#nav-path");
+  $(".side-nav-resizable").resizable({resize: function(e, ui) { resizeWidth(); } });
+  $(window).resize(function() { resizeHeight(); });
+  var width = readCookie('width');
+  if (width) { restoreWidth(width); } else { resizeWidth(); }
+  resizeHeight();
+  var url = location.href;
+  var i=url.indexOf("#");
+  if (i>=0) window.location.hash=url.substr(i);
+  var _preventDefault = function(evt) { evt.preventDefault(); };
+  $("#splitbar").bind("dragstart", _preventDefault).bind("selectstart", _preventDefault);
+  $(document).bind('touchmove',function(e){
+    var device = navigator.userAgent.toLowerCase();
+    var ios = device.match(/(iphone|ipod|ipad)/);
+    if (ios) {
+      try {
+        var target = e.target;
+        while (target) {
+          if ($(target).css('-webkit-overflow-scrolling')=='touch') return;
+          target = target.parentNode;
+        }
+        e.preventDefault();
+      } catch(err) {
+        e.preventDefault();
+      }
+    }
+  });
+}
+
+
diff --git a/docs/DSP/html/search/all_0.html b/docs/DSP/html/search/all_0.html
new file mode 100644
index 0000000..17b6da8
--- /dev/null
+++ b/docs/DSP/html/search/all_0.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_0.js b/docs/DSP/html/search/all_0.js
new file mode 100644
index 0000000..83a9a3b
--- /dev/null
+++ b/docs/DSP/html/search/all_0.js
@@ -0,0 +1,34 @@
+var searchData=
+[
+  ['_5f_5fcmsis_5fgeneric',['__CMSIS_GENERIC',['../arm__math_8h.html#a87c3b351c33a90de11a2f23e67867a8a',1,'arm_math.h']]],
+  ['_5f_5fpackq7',['__PACKq7',['../arm__math_8h.html#a3ebff224ad44c217fde9f530342e2960',1,'arm_math.h']]],
+  ['_5f_5fpkhbt',['__PKHBT',['../arm__math_8h.html#aa505179349146cf6186640b4c8b47714',1,'arm_math.h']]],
+  ['_5f_5fpkhtb',['__PKHTB',['../arm__math_8h.html#ac4be483b8d98e977a69baf4a292a76fe',1,'arm_math.h']]],
+  ['_5f_5fqadd',['__QADD',['../arm__math_8h.html#ab9f3cfbfb0f12975ab91ddb179160dcb',1,'arm_math.h']]],
+  ['_5f_5fqadd16',['__QADD16',['../arm__math_8h.html#a08bea9cb2c311d925224c0d6829edb8c',1,'arm_math.h']]],
+  ['_5f_5fqadd8',['__QADD8',['../arm__math_8h.html#a937a37e831677294ecde7195ec9d68ee',1,'arm_math.h']]],
+  ['_5f_5fqasx',['__QASX',['../arm__math_8h.html#aad6f7afa72d784b95e6357c215a919bb',1,'arm_math.h']]],
+  ['_5f_5fqsax',['__QSAX',['../arm__math_8h.html#a391f5f1d2e7cefaccfece0a49141ad47',1,'arm_math.h']]],
+  ['_5f_5fqsub',['__QSUB',['../arm__math_8h.html#a15e896d0146c280e600d00f609832350',1,'arm_math.h']]],
+  ['_5f_5fqsub16',['__QSUB16',['../arm__math_8h.html#a6e4703dc08d1b82eab7f5ef96edb59bb',1,'arm_math.h']]],
+  ['_5f_5fqsub8',['__QSUB8',['../arm__math_8h.html#a4690314b420f463093f1a2f68b5fb143',1,'arm_math.h']]],
+  ['_5f_5fshadd16',['__SHADD16',['../arm__math_8h.html#af3d7aff37a4472f1f2bc88eb3b97b526',1,'arm_math.h']]],
+  ['_5f_5fshasx',['__SHASX',['../arm__math_8h.html#af60f220d422ebc524411f712544feecf',1,'arm_math.h']]],
+  ['_5f_5fshsax',['__SHSAX',['../arm__math_8h.html#abbfbf3cfac1971b4b380c0cde120a85b',1,'arm_math.h']]],
+  ['_5f_5fshsub16',['__SHSUB16',['../arm__math_8h.html#a0987d147320a596bbdb537d70b23de73',1,'arm_math.h']]],
+  ['_5f_5fsimd32',['__SIMD32',['../arm__math_8h.html#a9de2e0a5785be82866bcb96012282248',1,'arm_math.h']]],
+  ['_5f_5fsimd32_5fconst',['__SIMD32_CONST',['../arm__math_8h.html#a1185d670d798aaf52eec13f0403f3407',1,'arm_math.h']]],
+  ['_5f_5fsimd64',['__SIMD64',['../arm__math_8h.html#ad1b053da364f9fd82ca1a381df7590b6',1,'arm_math.h']]],
+  ['_5f_5fsmlad',['__SMLAD',['../arm__math_8h.html#aa611fdbf6c56c46553701d6596a79aaf',1,'arm_math.h']]],
+  ['_5f_5fsmladx',['__SMLADX',['../arm__math_8h.html#a7fc670277db1ad9ac34d52d771c7c305',1,'arm_math.h']]],
+  ['_5f_5fsmlald',['__SMLALD',['../arm__math_8h.html#a7aed02041f489a4f65dbd7093073d94e',1,'arm_math.h']]],
+  ['_5f_5fsmlaldx',['__SMLALDX',['../arm__math_8h.html#a3bdab9022ab56e30f6346a043050dfc4',1,'arm_math.h']]],
+  ['_5f_5fsmlsdx',['__SMLSDX',['../arm__math_8h.html#a5d61b7d886888f9f1f35c079eb5d01c9',1,'arm_math.h']]],
+  ['_5f_5fsmmla',['__SMMLA',['../arm__math_8h.html#a0162015f6d3458e2934a265481460ec4',1,'arm_math.h']]],
+  ['_5f_5fsmuad',['__SMUAD',['../arm__math_8h.html#a2eed05660fedbe3fbd0b6dbb1315cfc3',1,'arm_math.h']]],
+  ['_5f_5fsmuadx',['__SMUADX',['../arm__math_8h.html#a9c58d7b4648a973d91e27544bc190e60',1,'arm_math.h']]],
+  ['_5f_5fsmusd',['__SMUSD',['../arm__math_8h.html#a6b293f62ad7eb225fa9ce0f39458eba3',1,'arm_math.h']]],
+  ['_5f_5fsmusdx',['__SMUSDX',['../arm__math_8h.html#a7375d1deba32929dc97008bfa7085d46',1,'arm_math.h']]],
+  ['_5f_5fsxtb16',['__SXTB16',['../arm__math_8h.html#ac9f7f02a5e0ad5642026dbd0da7418db',1,'arm_math.h']]],
+  ['_5fsimd32_5foffset',['_SIMD32_OFFSET',['../arm__math_8h.html#af0d54ec57b936994a34f073d0049ea3f',1,'arm_math.h']]]
+];
diff --git a/docs/DSP/html/search/all_1.html b/docs/DSP/html/search/all_1.html
new file mode 100644
index 0000000..e290644
--- /dev/null
+++ b/docs/DSP/html/search/all_1.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_1.js b/docs/DSP/html/search/all_1.js
new file mode 100644
index 0000000..4aeb6f2
--- /dev/null
+++ b/docs/DSP/html/search/all_1.js
@@ -0,0 +1,828 @@
+var searchData=
+[
+  ['a0',['A0',['../structarm__pid__instance__q15.html#ad77f3a2823c7f96de42c92a3fbf3246b',1,'arm_pid_instance_q15::A0()'],['../structarm__pid__instance__q31.html#aa5332635ce9c7078cdb4c1ecf442eadd',1,'arm_pid_instance_q31::A0()'],['../structarm__pid__instance__f32.html#ad7b0bed64915d0a25a3409fa2dc45556',1,'arm_pid_instance_f32::A0()']]],
+  ['a1',['A1',['../structarm__pid__instance__q15.html#ad8ac5ff736c0e51180398c31f777f18a',1,'arm_pid_instance_q15::A1()'],['../structarm__pid__instance__q31.html#a2f7492bd6fb92fae5e2de7fbbec39b0e',1,'arm_pid_instance_q31::A1()'],['../structarm__pid__instance__f32.html#a7def89571c50f7137a213326a396e560',1,'arm_pid_instance_f32::A1()']]],
+  ['a2',['A2',['../structarm__pid__instance__q15.html#a33e8b4c2d3e24b8b494f6edca6a89c1b',1,'arm_pid_instance_q15::A2()'],['../structarm__pid__instance__q31.html#a3e34537c53af4f9ad7bfffa4dff27c82',1,'arm_pid_instance_q31::A2()'],['../structarm__pid__instance__f32.html#a155acf642ba2f521869f19d694cd7fa0',1,'arm_pid_instance_f32::A2()']]],
+  ['a_5ff32',['A_f32',['../arm__matrix__example__f32_8c.html#aed27b92d9847194d9dcce40cecf2b48a',1,'arm_matrix_example_f32.c']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__fft__bin__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__fir__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__graphic__equalizer__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__linear__interp__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__matrix__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__signal__converge__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__sin__cos__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__variance__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__class__marks__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__dotproduct__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__convolution__example_2Abstract_8txt.html',1,'']]],
+  ['ak',['Ak',['../arm__convolution__example__f32_8c.html#aed74eacd4b96cc7f71b64d18f2e95705',1,'arm_convolution_example_f32.c']]],
+  ['align4',['ALIGN4',['../arm__math_8h.html#a280a402ab28c399fcc4168f2ed631acb',1,'arm_math.h']]],
+  ['arm_5fabs_5ff32',['arm_abs_f32',['../group__BasicAbs.html#ga421b6275f9d35f50286c0ff3beceff02',1,'arm_abs_f32(float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_abs_f32.c'],['../group__BasicAbs.html#ga421b6275f9d35f50286c0ff3beceff02',1,'arm_abs_f32(float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_abs_f32.c']]],
+  ['arm_5fabs_5ff32_2ec',['arm_abs_f32.c',['../arm__abs__f32_8c.html',1,'']]],
+  ['arm_5fabs_5fq15',['arm_abs_q15',['../group__BasicAbs.html#ga39f92964c9b649ba252e26ebe7b95594',1,'arm_abs_q15(q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_abs_q15.c'],['../group__BasicAbs.html#ga39f92964c9b649ba252e26ebe7b95594',1,'arm_abs_q15(q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_abs_q15.c']]],
+  ['arm_5fabs_5fq15_2ec',['arm_abs_q15.c',['../arm__abs__q15_8c.html',1,'']]],
+  ['arm_5fabs_5fq31',['arm_abs_q31',['../group__BasicAbs.html#ga59eafcdcdb52da60d37f20aec6ff4577',1,'arm_abs_q31(q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_abs_q31.c'],['../group__BasicAbs.html#ga59eafcdcdb52da60d37f20aec6ff4577',1,'arm_abs_q31(q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_abs_q31.c']]],
+  ['arm_5fabs_5fq31_2ec',['arm_abs_q31.c',['../arm__abs__q31_8c.html',1,'']]],
+  ['arm_5fabs_5fq7',['arm_abs_q7',['../group__BasicAbs.html#gadc30985e33fbf96802a5a7954dece3b1',1,'arm_abs_q7(q7_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_abs_q7.c'],['../group__BasicAbs.html#gadc30985e33fbf96802a5a7954dece3b1',1,'arm_abs_q7(q7_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_abs_q7.c']]],
+  ['arm_5fabs_5fq7_2ec',['arm_abs_q7.c',['../arm__abs__q7_8c.html',1,'']]],
+  ['arm_5fadd_5ff32',['arm_add_f32',['../group__BasicAdd.html#ga6a904a547413b10565dd1d251c6bafbd',1,'arm_add_f32(float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize): arm_add_f32.c'],['../group__BasicAdd.html#ga6a904a547413b10565dd1d251c6bafbd',1,'arm_add_f32(float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize): arm_add_f32.c']]],
+  ['arm_5fadd_5ff32_2ec',['arm_add_f32.c',['../arm__add__f32_8c.html',1,'']]],
+  ['arm_5fadd_5fq15',['arm_add_q15',['../group__BasicAdd.html#gabb51285a41f511670bbff62fc0e1bf62',1,'arm_add_q15(q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize): arm_add_q15.c'],['../group__BasicAdd.html#gabb51285a41f511670bbff62fc0e1bf62',1,'arm_add_q15(q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize): arm_add_q15.c']]],
+  ['arm_5fadd_5fq15_2ec',['arm_add_q15.c',['../arm__add__q15_8c.html',1,'']]],
+  ['arm_5fadd_5fq31',['arm_add_q31',['../group__BasicAdd.html#ga24d6c3f7f8b9fae4847c0c3f26a39a3b',1,'arm_add_q31(q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize): arm_add_q31.c'],['../group__BasicAdd.html#ga24d6c3f7f8b9fae4847c0c3f26a39a3b',1,'arm_add_q31(q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize): arm_add_q31.c']]],
+  ['arm_5fadd_5fq31_2ec',['arm_add_q31.c',['../arm__add__q31_8c.html',1,'']]],
+  ['arm_5fadd_5fq7',['arm_add_q7',['../group__BasicAdd.html#gaed633f415a7840a66861debca2dfb96b',1,'arm_add_q7(q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize): arm_add_q7.c'],['../group__BasicAdd.html#gaed633f415a7840a66861debca2dfb96b',1,'arm_add_q7(q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize): arm_add_q7.c']]],
+  ['arm_5fadd_5fq7_2ec',['arm_add_q7.c',['../arm__add__q7_8c.html',1,'']]],
+  ['arm_5fapply_5fguard_5fbits',['arm_apply_guard_bits',['../arm__convolution__example_2math__helper_8c.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c']]],
+  ['arm_5fbilinear_5finterp_5ff32',['arm_bilinear_interp_f32',['../group__BilinearInterpolate.html#gaba67d2ba2acbd428832f106de29b8627',1,'arm_math.h']]],
+  ['arm_5fbilinear_5finterp_5finstance_5ff32',['arm_bilinear_interp_instance_f32',['../structarm__bilinear__interp__instance__f32.html',1,'']]],
+  ['arm_5fbilinear_5finterp_5finstance_5fq15',['arm_bilinear_interp_instance_q15',['../structarm__bilinear__interp__instance__q15.html',1,'']]],
+  ['arm_5fbilinear_5finterp_5finstance_5fq31',['arm_bilinear_interp_instance_q31',['../structarm__bilinear__interp__instance__q31.html',1,'']]],
+  ['arm_5fbilinear_5finterp_5finstance_5fq7',['arm_bilinear_interp_instance_q7',['../structarm__bilinear__interp__instance__q7.html',1,'']]],
+  ['arm_5fbilinear_5finterp_5fq15',['arm_bilinear_interp_q15',['../group__BilinearInterpolate.html#ga5f9b61bcae6d9295d926810cf398dd53',1,'arm_math.h']]],
+  ['arm_5fbilinear_5finterp_5fq31',['arm_bilinear_interp_q31',['../group__BilinearInterpolate.html#ga79d374eda5d39e220b0423ba3cb90c6e',1,'arm_math.h']]],
+  ['arm_5fbilinear_5finterp_5fq7',['arm_bilinear_interp_q7',['../group__BilinearInterpolate.html#ga0a986d4a01039914a9d6e81e9a4ccda0',1,'arm_math.h']]],
+  ['arm_5fbiquad_5fcas_5fdf1_5f32x64_5finit_5fq31',['arm_biquad_cas_df1_32x64_init_q31',['../group__BiquadCascadeDF1__32x64.html#ga44900cecb8083afcaabf905ffcd656bb',1,'arm_biquad_cas_df1_32x64_init_q31(arm_biquad_cas_df1_32x64_ins_q31 *S, uint8_t numStages, q31_t *pCoeffs, q63_t *pState, uint8_t postShift): arm_biquad_cascade_df1_32x64_init_q31.c'],['../group__BiquadCascadeDF1__32x64.html#ga44900cecb8083afcaabf905ffcd656bb',1,'arm_biquad_cas_df1_32x64_init_q31(arm_biquad_cas_df1_32x64_ins_q31 *S, uint8_t numStages, q31_t *pCoeffs, q63_t *pState, uint8_t postShift): arm_biquad_cascade_df1_32x64_init_q31.c']]],
+  ['arm_5fbiquad_5fcas_5fdf1_5f32x64_5fins_5fq31',['arm_biquad_cas_df1_32x64_ins_q31',['../structarm__biquad__cas__df1__32x64__ins__q31.html',1,'']]],
+  ['arm_5fbiquad_5fcas_5fdf1_5f32x64_5fq31',['arm_biquad_cas_df1_32x64_q31',['../group__BiquadCascadeDF1__32x64.html#ga953a83e69685de6575cff37feb358a93',1,'arm_biquad_cas_df1_32x64_q31(const arm_biquad_cas_df1_32x64_ins_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_32x64_q31.c'],['../group__BiquadCascadeDF1__32x64.html#ga953a83e69685de6575cff37feb358a93',1,'arm_biquad_cas_df1_32x64_q31(const arm_biquad_cas_df1_32x64_ins_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_32x64_q31.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5f32x64_5finit_5fq31_2ec',['arm_biquad_cascade_df1_32x64_init_q31.c',['../arm__biquad__cascade__df1__32x64__init__q31_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5f32x64_5fq31_2ec',['arm_biquad_cascade_df1_32x64_q31.c',['../arm__biquad__cascade__df1__32x64__q31_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5ff32',['arm_biquad_cascade_df1_f32',['../group__BiquadCascadeDF1.html#gaa0dbe330d763e3c1d8030b3ef12d5bdc',1,'arm_biquad_cascade_df1_f32(const arm_biquad_casd_df1_inst_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_f32.c'],['../group__BiquadCascadeDF1.html#gaa0dbe330d763e3c1d8030b3ef12d5bdc',1,'arm_biquad_cascade_df1_f32(const arm_biquad_casd_df1_inst_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_f32.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5ff32_2ec',['arm_biquad_cascade_df1_f32.c',['../arm__biquad__cascade__df1__f32_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5ffast_5fq15',['arm_biquad_cascade_df1_fast_q15',['../group__BiquadCascadeDF1.html#gaffb9792c0220882efd4c58f3c6a05fd7',1,'arm_biquad_cascade_df1_fast_q15(const arm_biquad_casd_df1_inst_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_fast_q15.c'],['../group__BiquadCascadeDF1.html#gaffb9792c0220882efd4c58f3c6a05fd7',1,'arm_biquad_cascade_df1_fast_q15(const arm_biquad_casd_df1_inst_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_fast_q15.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5ffast_5fq15_2ec',['arm_biquad_cascade_df1_fast_q15.c',['../arm__biquad__cascade__df1__fast__q15_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5ffast_5fq31',['arm_biquad_cascade_df1_fast_q31',['../group__BiquadCascadeDF1.html#ga456390f5e448afad3a38bed7d6e380e3',1,'arm_biquad_cascade_df1_fast_q31(const arm_biquad_casd_df1_inst_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_fast_q31.c'],['../group__BiquadCascadeDF1.html#ga456390f5e448afad3a38bed7d6e380e3',1,'arm_biquad_cascade_df1_fast_q31(const arm_biquad_casd_df1_inst_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_fast_q31.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5ffast_5fq31_2ec',['arm_biquad_cascade_df1_fast_q31.c',['../arm__biquad__cascade__df1__fast__q31_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5finit_5ff32',['arm_biquad_cascade_df1_init_f32',['../group__BiquadCascadeDF1.html#ga8e73b69a788e681a61bccc8959d823c5',1,'arm_biquad_cascade_df1_init_f32(arm_biquad_casd_df1_inst_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState): arm_biquad_cascade_df1_init_f32.c'],['../group__BiquadCascadeDF1.html#ga8e73b69a788e681a61bccc8959d823c5',1,'arm_biquad_cascade_df1_init_f32(arm_biquad_casd_df1_inst_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState): arm_biquad_cascade_df1_init_f32.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5finit_5ff32_2ec',['arm_biquad_cascade_df1_init_f32.c',['../arm__biquad__cascade__df1__init__f32_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5finit_5fq15',['arm_biquad_cascade_df1_init_q15',['../group__BiquadCascadeDF1.html#gad54c724132f6d742a444eb6df0e9c731',1,'arm_biquad_cascade_df1_init_q15(arm_biquad_casd_df1_inst_q15 *S, uint8_t numStages, q15_t *pCoeffs, q15_t *pState, int8_t postShift): arm_biquad_cascade_df1_init_q15.c'],['../group__BiquadCascadeDF1.html#gad54c724132f6d742a444eb6df0e9c731',1,'arm_biquad_cascade_df1_init_q15(arm_biquad_casd_df1_inst_q15 *S, uint8_t numStages, q15_t *pCoeffs, q15_t *pState, int8_t postShift): arm_biquad_cascade_df1_init_q15.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5finit_5fq15_2ec',['arm_biquad_cascade_df1_init_q15.c',['../arm__biquad__cascade__df1__init__q15_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5finit_5fq31',['arm_biquad_cascade_df1_init_q31',['../group__BiquadCascadeDF1.html#gaf42a44f9b16d61e636418c83eefe577b',1,'arm_biquad_cascade_df1_init_q31(arm_biquad_casd_df1_inst_q31 *S, uint8_t numStages, q31_t *pCoeffs, q31_t *pState, int8_t postShift): arm_biquad_cascade_df1_init_q31.c'],['../group__BiquadCascadeDF1.html#gaf42a44f9b16d61e636418c83eefe577b',1,'arm_biquad_cascade_df1_init_q31(arm_biquad_casd_df1_inst_q31 *S, uint8_t numStages, q31_t *pCoeffs, q31_t *pState, int8_t postShift): arm_biquad_cascade_df1_init_q31.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5finit_5fq31_2ec',['arm_biquad_cascade_df1_init_q31.c',['../arm__biquad__cascade__df1__init__q31_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5fq15',['arm_biquad_cascade_df1_q15',['../group__BiquadCascadeDF1.html#gadd66a0aefdc645031d607b0a5b37a942',1,'arm_biquad_cascade_df1_q15(const arm_biquad_casd_df1_inst_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_q15.c'],['../group__BiquadCascadeDF1.html#gadd66a0aefdc645031d607b0a5b37a942',1,'arm_biquad_cascade_df1_q15(const arm_biquad_casd_df1_inst_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_q15.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5fq15_2ec',['arm_biquad_cascade_df1_q15.c',['../arm__biquad__cascade__df1__q15_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5fq31',['arm_biquad_cascade_df1_q31',['../group__BiquadCascadeDF1.html#ga27b0c54da702713976e5202d20b4473f',1,'arm_biquad_cascade_df1_q31(const arm_biquad_casd_df1_inst_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_q31.c'],['../group__BiquadCascadeDF1.html#ga27b0c54da702713976e5202d20b4473f',1,'arm_biquad_cascade_df1_q31(const arm_biquad_casd_df1_inst_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_q31.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5fq31_2ec',['arm_biquad_cascade_df1_q31.c',['../arm__biquad__cascade__df1__q31_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5ff32',['arm_biquad_cascade_df2T_f32',['../group__BiquadCascadeDF2T.html#ga114f373fbc16a314e9f293c7c7649c7f',1,'arm_biquad_cascade_df2T_f32(const arm_biquad_cascade_df2T_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_biquad_cascade_df2T_f32.c'],['../group__BiquadCascadeDF2T.html#ga114f373fbc16a314e9f293c7c7649c7f',1,'arm_biquad_cascade_df2T_f32(const arm_biquad_cascade_df2T_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_biquad_cascade_df2T_f32.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5ff32_2ec',['arm_biquad_cascade_df2T_f32.c',['../arm__biquad__cascade__df2T__f32_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5ff64',['arm_biquad_cascade_df2T_f64',['../group__BiquadCascadeDF2T.html#gaa8735dda5f3f36d0936283794c2aa771',1,'arm_biquad_cascade_df2T_f64(const arm_biquad_cascade_df2T_instance_f64 *S, float64_t *pSrc, float64_t *pDst, uint32_t blockSize): arm_biquad_cascade_df2T_f64.c'],['../group__BiquadCascadeDF2T.html#gaa8735dda5f3f36d0936283794c2aa771',1,'arm_biquad_cascade_df2T_f64(const arm_biquad_cascade_df2T_instance_f64 *S, float64_t *pSrc, float64_t *pDst, uint32_t blockSize): arm_biquad_cascade_df2T_f64.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5ff64_2ec',['arm_biquad_cascade_df2T_f64.c',['../arm__biquad__cascade__df2T__f64_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5finit_5ff32',['arm_biquad_cascade_df2T_init_f32',['../group__BiquadCascadeDF2T.html#ga70eaddf317a4a8bde6bd6a97df67fedd',1,'arm_biquad_cascade_df2T_init_f32(arm_biquad_cascade_df2T_instance_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState): arm_biquad_cascade_df2T_init_f32.c'],['../group__BiquadCascadeDF2T.html#ga70eaddf317a4a8bde6bd6a97df67fedd',1,'arm_biquad_cascade_df2T_init_f32(arm_biquad_cascade_df2T_instance_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState): arm_biquad_cascade_df2T_init_f32.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5finit_5ff32_2ec',['arm_biquad_cascade_df2T_init_f32.c',['../arm__biquad__cascade__df2T__init__f32_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5finit_5ff64',['arm_biquad_cascade_df2T_init_f64',['../group__BiquadCascadeDF2T.html#ga12dc5d8e8892806ad70e79ca2ff9f86e',1,'arm_biquad_cascade_df2T_init_f64(arm_biquad_cascade_df2T_instance_f64 *S, uint8_t numStages, float64_t *pCoeffs, float64_t *pState): arm_biquad_cascade_df2T_init_f64.c'],['../group__BiquadCascadeDF2T.html#ga12dc5d8e8892806ad70e79ca2ff9f86e',1,'arm_biquad_cascade_df2T_init_f64(arm_biquad_cascade_df2T_instance_f64 *S, uint8_t numStages, float64_t *pCoeffs, float64_t *pState): arm_biquad_cascade_df2T_init_f64.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5finit_5ff64_2ec',['arm_biquad_cascade_df2T_init_f64.c',['../arm__biquad__cascade__df2T__init__f64_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5finstance_5ff32',['arm_biquad_cascade_df2T_instance_f32',['../structarm__biquad__cascade__df2T__instance__f32.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5finstance_5ff64',['arm_biquad_cascade_df2T_instance_f64',['../structarm__biquad__cascade__df2T__instance__f64.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fstereo_5fdf2t_5ff32',['arm_biquad_cascade_stereo_df2T_f32',['../group__BiquadCascadeDF2T.html#gac75de449c3e4f733477d81bd0ada5eec',1,'arm_biquad_cascade_stereo_df2T_f32(const arm_biquad_cascade_stereo_df2T_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_biquad_cascade_stereo_df2T_f32.c'],['../group__BiquadCascadeDF2T.html#gac75de449c3e4f733477d81bd0ada5eec',1,'arm_biquad_cascade_stereo_df2T_f32(const arm_biquad_cascade_stereo_df2T_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_biquad_cascade_stereo_df2T_f32.c']]],
+  ['arm_5fbiquad_5fcascade_5fstereo_5fdf2t_5ff32_2ec',['arm_biquad_cascade_stereo_df2T_f32.c',['../arm__biquad__cascade__stereo__df2T__f32_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fstereo_5fdf2t_5finit_5ff32',['arm_biquad_cascade_stereo_df2T_init_f32',['../group__BiquadCascadeDF2T.html#ga405197c89fe4d34003efd23786296425',1,'arm_biquad_cascade_stereo_df2T_init_f32(arm_biquad_cascade_stereo_df2T_instance_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState): arm_biquad_cascade_stereo_df2T_init_f32.c'],['../group__BiquadCascadeDF2T.html#ga405197c89fe4d34003efd23786296425',1,'arm_biquad_cascade_stereo_df2T_init_f32(arm_biquad_cascade_stereo_df2T_instance_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState): arm_biquad_cascade_stereo_df2T_init_f32.c']]],
+  ['arm_5fbiquad_5fcascade_5fstereo_5fdf2t_5finit_5ff32_2ec',['arm_biquad_cascade_stereo_df2T_init_f32.c',['../arm__biquad__cascade__stereo__df2T__init__f32_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fstereo_5fdf2t_5finstance_5ff32',['arm_biquad_cascade_stereo_df2T_instance_f32',['../structarm__biquad__cascade__stereo__df2T__instance__f32.html',1,'']]],
+  ['arm_5fbiquad_5fcasd_5fdf1_5finst_5ff32',['arm_biquad_casd_df1_inst_f32',['../structarm__biquad__casd__df1__inst__f32.html',1,'']]],
+  ['arm_5fbiquad_5fcasd_5fdf1_5finst_5fq15',['arm_biquad_casd_df1_inst_q15',['../structarm__biquad__casd__df1__inst__q15.html',1,'']]],
+  ['arm_5fbiquad_5fcasd_5fdf1_5finst_5fq31',['arm_biquad_casd_df1_inst_q31',['../structarm__biquad__casd__df1__inst__q31.html',1,'']]],
+  ['arm_5fbitreversal_2ec',['arm_bitreversal.c',['../arm__bitreversal_8c.html',1,'']]],
+  ['arm_5fbitreversal_5f16',['arm_bitreversal_16',['../arm__cfft__q15_8c.html#a773957c278f4d9e728711f27e8a6e278',1,'arm_cfft_q15.c']]],
+  ['arm_5fbitreversal_5f32',['arm_bitreversal_32',['../arm__cfft__f32_8c.html#ac8e7ebe1cb131a5b0f55d0464640591f',1,'arm_bitreversal_32(uint32_t *pSrc, const uint16_t bitRevLen, const uint16_t *pBitRevTable): arm_cfft_f32.c'],['../arm__cfft__q31_8c.html#ac8e7ebe1cb131a5b0f55d0464640591f',1,'arm_bitreversal_32(uint32_t *pSrc, const uint16_t bitRevLen, const uint16_t *pBitRevTable): arm_cfft_q31.c']]],
+  ['arm_5fbitreversal_5ff32',['arm_bitreversal_f32',['../arm__bitreversal_8c.html#a3d4062fdfa6aaa3f51f41cab868e508b',1,'arm_bitreversal_f32(float32_t *pSrc, uint16_t fftSize, uint16_t bitRevFactor, uint16_t *pBitRevTab): arm_bitreversal.c'],['../arm__cfft__radix2__f32_8c.html#a3d4062fdfa6aaa3f51f41cab868e508b',1,'arm_bitreversal_f32(float32_t *pSrc, uint16_t fftSize, uint16_t bitRevFactor, uint16_t *pBitRevTab): arm_bitreversal.c'],['../arm__cfft__radix4__f32_8c.html#a3d4062fdfa6aaa3f51f41cab868e508b',1,'arm_bitreversal_f32(float32_t *pSrc, uint16_t fftSize, uint16_t bitRevFactor, uint16_t *pBitRevTab): arm_bitreversal.c'],['../arm__rfft__f32_8c.html#a3d4062fdfa6aaa3f51f41cab868e508b',1,'arm_bitreversal_f32(float32_t *pSrc, uint16_t fftSize, uint16_t bitRevFactor, uint16_t *pBitRevTab): arm_bitreversal.c']]],
+  ['arm_5fbitreversal_5fq15',['arm_bitreversal_q15',['../arm__bitreversal_8c.html#a12a07b49948c354172ae07358309a4a5',1,'arm_bitreversal_q15(q15_t *pSrc16, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTab): arm_bitreversal.c'],['../arm__cfft__radix2__q15_8c.html#a73f48eaea9297605705ae25d3405343e',1,'arm_bitreversal_q15(q15_t *pSrc, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTab): arm_bitreversal.c'],['../arm__cfft__radix4__q15_8c.html#a73f48eaea9297605705ae25d3405343e',1,'arm_bitreversal_q15(q15_t *pSrc, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTab): arm_bitreversal.c']]],
+  ['arm_5fbitreversal_5fq31',['arm_bitreversal_q31',['../arm__bitreversal_8c.html#a27618705158b5c42db5fb0a381f8efc1',1,'arm_bitreversal_q31(q31_t *pSrc, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTable): arm_bitreversal.c'],['../arm__cfft__radix2__q31_8c.html#a3fab577d25c3a517973c8c214f66f268',1,'arm_bitreversal_q31(q31_t *pSrc, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTab): arm_bitreversal.c'],['../arm__cfft__radix4__q31_8c.html#a3fab577d25c3a517973c8c214f66f268',1,'arm_bitreversal_q31(q31_t *pSrc, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTab): arm_bitreversal.c']]],
+  ['arm_5fcalc_5f2pow',['arm_calc_2pow',['../arm__convolution__example_2math__helper_8c.html#ace1e1f7b72573d1934782ec999a04f99',1,'arm_calc_2pow(uint32_t numShifts): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#a7c94faac575a175e824d5f9879c97c68',1,'arm_calc_2pow(uint32_t guard_bits): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#ace1e1f7b72573d1934782ec999a04f99',1,'arm_calc_2pow(uint32_t numShifts): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#a7c94faac575a175e824d5f9879c97c68',1,'arm_calc_2pow(uint32_t guard_bits): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#ace1e1f7b72573d1934782ec999a04f99',1,'arm_calc_2pow(uint32_t numShifts): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#a7c94faac575a175e824d5f9879c97c68',1,'arm_calc_2pow(uint32_t guard_bits): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#ace1e1f7b72573d1934782ec999a04f99',1,'arm_calc_2pow(uint32_t numShifts): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#a7c94faac575a175e824d5f9879c97c68',1,'arm_calc_2pow(uint32_t guard_bits): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#ace1e1f7b72573d1934782ec999a04f99',1,'arm_calc_2pow(uint32_t numShifts): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#a7c94faac575a175e824d5f9879c97c68',1,'arm_calc_2pow(uint32_t guard_bits): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#ace1e1f7b72573d1934782ec999a04f99',1,'arm_calc_2pow(uint32_t numShifts): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#a7c94faac575a175e824d5f9879c97c68',1,'arm_calc_2pow(uint32_t guard_bits): math_helper.c']]],
+  ['arm_5fcalc_5fguard_5fbits',['arm_calc_guard_bits',['../arm__convolution__example_2math__helper_8c.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c']]],
+  ['arm_5fcfft_5ff32',['arm_cfft_f32',['../group__ComplexFFT.html#gade0f9c4ff157b6b9c72a1eafd86ebf80',1,'arm_cfft_f32(const arm_cfft_instance_f32 *S, float32_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_f32.c'],['../group__ComplexFFT.html#gade0f9c4ff157b6b9c72a1eafd86ebf80',1,'arm_cfft_f32(const arm_cfft_instance_f32 *S, float32_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_f32.c']]],
+  ['arm_5fcfft_5ff32_2ec',['arm_cfft_f32.c',['../arm__cfft__f32_8c.html',1,'']]],
+  ['arm_5fcfft_5finstance_5ff32',['arm_cfft_instance_f32',['../structarm__cfft__instance__f32.html',1,'']]],
+  ['arm_5fcfft_5finstance_5fq15',['arm_cfft_instance_q15',['../structarm__cfft__instance__q15.html',1,'']]],
+  ['arm_5fcfft_5finstance_5fq31',['arm_cfft_instance_q31',['../structarm__cfft__instance__q31.html',1,'']]],
+  ['arm_5fcfft_5fq15',['arm_cfft_q15',['../group__ComplexFFT.html#ga68cdacd2267a2967955e40e6b7ec1229',1,'arm_cfft_q15(const arm_cfft_instance_q15 *S, q15_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_q15.c'],['../group__ComplexFFT.html#ga68cdacd2267a2967955e40e6b7ec1229',1,'arm_cfft_q15(const arm_cfft_instance_q15 *S, q15_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_q15.c']]],
+  ['arm_5fcfft_5fq15_2ec',['arm_cfft_q15.c',['../arm__cfft__q15_8c.html',1,'']]],
+  ['arm_5fcfft_5fq31',['arm_cfft_q31',['../group__ComplexFFT.html#ga5a0008bd997ab6e2e299ef2fb272fb4b',1,'arm_cfft_q31(const arm_cfft_instance_q31 *S, q31_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_q31.c'],['../group__ComplexFFT.html#ga5a0008bd997ab6e2e299ef2fb272fb4b',1,'arm_cfft_q31(const arm_cfft_instance_q31 *S, q31_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_q31.c']]],
+  ['arm_5fcfft_5fq31_2ec',['arm_cfft_q31.c',['../arm__cfft__q31_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix2_5ff32',['arm_cfft_radix2_f32',['../group__ComplexFFT.html#ga9fadd650b802f612ae558ddaab789a6d',1,'arm_cfft_radix2_f32(const arm_cfft_radix2_instance_f32 *S, float32_t *pSrc): arm_cfft_radix2_f32.c'],['../group__ComplexFFT.html#ga9fadd650b802f612ae558ddaab789a6d',1,'arm_cfft_radix2_f32(const arm_cfft_radix2_instance_f32 *S, float32_t *pSrc): arm_cfft_radix2_f32.c']]],
+  ['arm_5fcfft_5fradix2_5ff32_2ec',['arm_cfft_radix2_f32.c',['../arm__cfft__radix2__f32_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix2_5finit_5ff32',['arm_cfft_radix2_init_f32',['../group__ComplexFFT.html#gac9565e6bc7229577ecf5e090313cafd7',1,'arm_cfft_radix2_init_f32(arm_cfft_radix2_instance_f32 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix2_init_f32.c'],['../group__ComplexFFT.html#gac9565e6bc7229577ecf5e090313cafd7',1,'arm_cfft_radix2_init_f32(arm_cfft_radix2_instance_f32 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix2_init_f32.c']]],
+  ['arm_5fcfft_5fradix2_5finit_5ff32_2ec',['arm_cfft_radix2_init_f32.c',['../arm__cfft__radix2__init__f32_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix2_5finit_5fq15',['arm_cfft_radix2_init_q15',['../group__ComplexFFT.html#ga5c5b2127b3c4ea2d03692127f8543858',1,'arm_cfft_radix2_init_q15(arm_cfft_radix2_instance_q15 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix2_init_q15.c'],['../group__ComplexFFT.html#ga5c5b2127b3c4ea2d03692127f8543858',1,'arm_cfft_radix2_init_q15(arm_cfft_radix2_instance_q15 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix2_init_q15.c']]],
+  ['arm_5fcfft_5fradix2_5finit_5fq15_2ec',['arm_cfft_radix2_init_q15.c',['../arm__cfft__radix2__init__q15_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix2_5finit_5fq31',['arm_cfft_radix2_init_q31',['../group__ComplexFFT.html#gabec9611e77382f31e152668bf6b4b638',1,'arm_cfft_radix2_init_q31(arm_cfft_radix2_instance_q31 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix2_init_q31.c'],['../group__ComplexFFT.html#gabec9611e77382f31e152668bf6b4b638',1,'arm_cfft_radix2_init_q31(arm_cfft_radix2_instance_q31 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix2_init_q31.c']]],
+  ['arm_5fcfft_5fradix2_5finit_5fq31_2ec',['arm_cfft_radix2_init_q31.c',['../arm__cfft__radix2__init__q31_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix2_5finstance_5ff32',['arm_cfft_radix2_instance_f32',['../structarm__cfft__radix2__instance__f32.html',1,'']]],
+  ['arm_5fcfft_5fradix2_5finstance_5fq15',['arm_cfft_radix2_instance_q15',['../structarm__cfft__radix2__instance__q15.html',1,'']]],
+  ['arm_5fcfft_5fradix2_5finstance_5fq31',['arm_cfft_radix2_instance_q31',['../structarm__cfft__radix2__instance__q31.html',1,'']]],
+  ['arm_5fcfft_5fradix2_5fq15',['arm_cfft_radix2_q15',['../group__ComplexFFT.html#ga55b424341dc3efd3fa0bcaaff4bdbf40',1,'arm_cfft_radix2_q15(const arm_cfft_radix2_instance_q15 *S, q15_t *pSrc): arm_cfft_radix2_q15.c'],['../group__ComplexFFT.html#ga55b424341dc3efd3fa0bcaaff4bdbf40',1,'arm_cfft_radix2_q15(const arm_cfft_radix2_instance_q15 *S, q15_t *pSrc): arm_cfft_radix2_q15.c']]],
+  ['arm_5fcfft_5fradix2_5fq15_2ec',['arm_cfft_radix2_q15.c',['../arm__cfft__radix2__q15_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix2_5fq31',['arm_cfft_radix2_q31',['../group__ComplexFFT.html#ga6321f703ec87a274aedaab33d3e766b4',1,'arm_cfft_radix2_q31(const arm_cfft_radix2_instance_q31 *S, q31_t *pSrc): arm_cfft_radix2_q31.c'],['../group__ComplexFFT.html#ga6321f703ec87a274aedaab33d3e766b4',1,'arm_cfft_radix2_q31(const arm_cfft_radix2_instance_q31 *S, q31_t *pSrc): arm_cfft_radix2_q31.c']]],
+  ['arm_5fcfft_5fradix2_5fq31_2ec',['arm_cfft_radix2_q31.c',['../arm__cfft__radix2__q31_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix4_5ff32',['arm_cfft_radix4_f32',['../group__ComplexFFT.html#ga521f670cd9c571bc61aff9bec89f4c26',1,'arm_cfft_radix4_f32(const arm_cfft_radix4_instance_f32 *S, float32_t *pSrc): arm_cfft_radix4_f32.c'],['../group__ComplexFFT.html#ga521f670cd9c571bc61aff9bec89f4c26',1,'arm_cfft_radix4_f32(const arm_cfft_radix4_instance_f32 *S, float32_t *pSrc): arm_cfft_radix4_f32.c']]],
+  ['arm_5fcfft_5fradix4_5ff32_2ec',['arm_cfft_radix4_f32.c',['../arm__cfft__radix4__f32_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix4_5finit_5ff32',['arm_cfft_radix4_init_f32',['../group__ComplexFFT.html#gaf336459f684f0b17bfae539ef1b1b78a',1,'arm_cfft_radix4_init_f32(arm_cfft_radix4_instance_f32 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix4_init_f32.c'],['../group__ComplexFFT.html#gaf336459f684f0b17bfae539ef1b1b78a',1,'arm_cfft_radix4_init_f32(arm_cfft_radix4_instance_f32 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix4_init_f32.c']]],
+  ['arm_5fcfft_5fradix4_5finit_5ff32_2ec',['arm_cfft_radix4_init_f32.c',['../arm__cfft__radix4__init__f32_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix4_5finit_5fq15',['arm_cfft_radix4_init_q15',['../group__ComplexFFT.html#ga0c2acfda3126c452e75b81669e8ad9ef',1,'arm_cfft_radix4_init_q15(arm_cfft_radix4_instance_q15 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix4_init_q15.c'],['../group__ComplexFFT.html#ga0c2acfda3126c452e75b81669e8ad9ef',1,'arm_cfft_radix4_init_q15(arm_cfft_radix4_instance_q15 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix4_init_q15.c']]],
+  ['arm_5fcfft_5fradix4_5finit_5fq15_2ec',['arm_cfft_radix4_init_q15.c',['../arm__cfft__radix4__init__q15_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix4_5finit_5fq31',['arm_cfft_radix4_init_q31',['../group__ComplexFFT.html#gad5caaafeec900c8ff72321c01bbd462c',1,'arm_cfft_radix4_init_q31(arm_cfft_radix4_instance_q31 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix4_init_q31.c'],['../group__ComplexFFT.html#gad5caaafeec900c8ff72321c01bbd462c',1,'arm_cfft_radix4_init_q31(arm_cfft_radix4_instance_q31 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix4_init_q31.c']]],
+  ['arm_5fcfft_5fradix4_5finit_5fq31_2ec',['arm_cfft_radix4_init_q31.c',['../arm__cfft__radix4__init__q31_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix4_5finstance_5ff32',['arm_cfft_radix4_instance_f32',['../structarm__cfft__radix4__instance__f32.html',1,'']]],
+  ['arm_5fcfft_5fradix4_5finstance_5fq15',['arm_cfft_radix4_instance_q15',['../structarm__cfft__radix4__instance__q15.html',1,'']]],
+  ['arm_5fcfft_5fradix4_5finstance_5fq31',['arm_cfft_radix4_instance_q31',['../structarm__cfft__radix4__instance__q31.html',1,'']]],
+  ['arm_5fcfft_5fradix4_5fq15',['arm_cfft_radix4_q15',['../group__ComplexFFT.html#ga8d66cdac41b8bf6cefdb895456eee84a',1,'arm_cfft_radix4_q15(const arm_cfft_radix4_instance_q15 *S, q15_t *pSrc): arm_cfft_radix4_q15.c'],['../group__ComplexFFT.html#ga8d66cdac41b8bf6cefdb895456eee84a',1,'arm_cfft_radix4_q15(const arm_cfft_radix4_instance_q15 *S, q15_t *pSrc): arm_cfft_radix4_q15.c']]],
+  ['arm_5fcfft_5fradix4_5fq15_2ec',['arm_cfft_radix4_q15.c',['../arm__cfft__radix4__q15_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix4_5fq31',['arm_cfft_radix4_q31',['../group__ComplexFFT.html#gafde3ee1f58cf393b45a9073174fff548',1,'arm_cfft_radix4_q31(const arm_cfft_radix4_instance_q31 *S, q31_t *pSrc): arm_cfft_radix4_q31.c'],['../group__ComplexFFT.html#gafde3ee1f58cf393b45a9073174fff548',1,'arm_cfft_radix4_q31(const arm_cfft_radix4_instance_q31 *S, q31_t *pSrc): arm_cfft_radix4_q31.c']]],
+  ['arm_5fcfft_5fradix4_5fq31_2ec',['arm_cfft_radix4_q31.c',['../arm__cfft__radix4__q31_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix4by2_5finverse_5fq15',['arm_cfft_radix4by2_inverse_q15',['../arm__cfft__q15_8c.html#abe669acc8db57d1fb9b1e2bba30f2224',1,'arm_cfft_q15.c']]],
+  ['arm_5fcfft_5fradix4by2_5finverse_5fq31',['arm_cfft_radix4by2_inverse_q31',['../arm__cfft__q31_8c.html#a3f3ae10bc2057cc1360abfa25f224c8c',1,'arm_cfft_q31.c']]],
+  ['arm_5fcfft_5fradix4by2_5fq15',['arm_cfft_radix4by2_q15',['../arm__cfft__q15_8c.html#af1d4a751153857c173511e0c77ab4fa9',1,'arm_cfft_q15.c']]],
+  ['arm_5fcfft_5fradix4by2_5fq31',['arm_cfft_radix4by2_q31',['../arm__cfft__q31_8c.html#af6df8bf714c30d44e6b871ea87d22b30',1,'arm_cfft_q31.c']]],
+  ['arm_5fcfft_5fradix8_5ff32_2ec',['arm_cfft_radix8_f32.c',['../arm__cfft__radix8__f32_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix8by2_5ff32',['arm_cfft_radix8by2_f32',['../arm__cfft__f32_8c.html#ae99e2b173033e9910058869bdf0619d9',1,'arm_cfft_f32.c']]],
+  ['arm_5fcfft_5fradix8by4_5ff32',['arm_cfft_radix8by4_f32',['../arm__cfft__f32_8c.html#a4bb346f59bca06cebe0defc8e15b69a6',1,'arm_cfft_f32.c']]],
+  ['arm_5fcfft_5fsr_5ff32_5flen1024',['arm_cfft_sR_f32_len1024',['../arm__const__structs_8h.html#a05abc294a9159abbd6ffb4f188fe18b1',1,'arm_cfft_sR_f32_len1024(): arm_const_structs.c'],['../arm__const__structs_8c.html#a05abc294a9159abbd6ffb4f188fe18b1',1,'arm_cfft_sR_f32_len1024(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5ff32_5flen128',['arm_cfft_sR_f32_len128',['../arm__const__structs_8h.html#ad283193397ba476465a330db9a955973',1,'arm_cfft_sR_f32_len128(): arm_const_structs.c'],['../arm__const__structs_8c.html#ad283193397ba476465a330db9a955973',1,'arm_cfft_sR_f32_len128(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5ff32_5flen16',['arm_cfft_sR_f32_len16',['../arm__const__structs_8h.html#a27127e9d3deb59df12747233b1b9ea31',1,'arm_cfft_sR_f32_len16(): arm_const_structs.c'],['../arm__const__structs_8c.html#a27127e9d3deb59df12747233b1b9ea31',1,'arm_cfft_sR_f32_len16(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5ff32_5flen2048',['arm_cfft_sR_f32_len2048',['../arm__const__structs_8h.html#a8d2fad347dcadc47377e1226231b9f62',1,'arm_cfft_sR_f32_len2048(): arm_const_structs.c'],['../arm__const__structs_8c.html#a8d2fad347dcadc47377e1226231b9f62',1,'arm_cfft_sR_f32_len2048(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5ff32_5flen256',['arm_cfft_sR_f32_len256',['../arm__const__structs_8h.html#aeb2f0a0be605963264217cc10b7bd3b2',1,'arm_cfft_sR_f32_len256(): arm_const_structs.c'],['../arm__const__structs_8c.html#aeb2f0a0be605963264217cc10b7bd3b2',1,'arm_cfft_sR_f32_len256(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5ff32_5flen32',['arm_cfft_sR_f32_len32',['../arm__const__structs_8h.html#a5fed2b5e0cc4cb5b8675f14daf226a25',1,'arm_cfft_sR_f32_len32(): arm_const_structs.c'],['../arm__const__structs_8c.html#a5fed2b5e0cc4cb5b8675f14daf226a25',1,'arm_cfft_sR_f32_len32(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5ff32_5flen4096',['arm_cfft_sR_f32_len4096',['../arm__const__structs_8h.html#a01d2dbdb8193d43c2b7f003f9cb9a39d',1,'arm_cfft_sR_f32_len4096(): arm_const_structs.c'],['../arm__const__structs_8c.html#a01d2dbdb8193d43c2b7f003f9cb9a39d',1,'arm_cfft_sR_f32_len4096(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5ff32_5flen512',['arm_cfft_sR_f32_len512',['../arm__const__structs_8h.html#a15f6e533f5cfeb014839303d8ed52e19',1,'arm_cfft_sR_f32_len512(): arm_const_structs.c'],['../arm__const__structs_8c.html#a15f6e533f5cfeb014839303d8ed52e19',1,'arm_cfft_sR_f32_len512(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5ff32_5flen64',['arm_cfft_sR_f32_len64',['../arm__const__structs_8h.html#af94d90db836f662321946154c76b5b80',1,'arm_cfft_sR_f32_len64(): arm_const_structs.c'],['../arm__const__structs_8c.html#af94d90db836f662321946154c76b5b80',1,'arm_cfft_sR_f32_len64(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq15_5flen1024',['arm_cfft_sR_q15_len1024',['../arm__const__structs_8h.html#ad343fb2e4cba826f092f9d72c4adc831',1,'arm_cfft_sR_q15_len1024(): arm_const_structs.c'],['../arm__const__structs_8c.html#ad343fb2e4cba826f092f9d72c4adc831',1,'arm_cfft_sR_q15_len1024(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq15_5flen128',['arm_cfft_sR_q15_len128',['../arm__const__structs_8h.html#a736a97efd37c6386dab8db730904f69b',1,'arm_cfft_sR_q15_len128(): arm_const_structs.c'],['../arm__const__structs_8c.html#a736a97efd37c6386dab8db730904f69b',1,'arm_cfft_sR_q15_len128(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq15_5flen16',['arm_cfft_sR_q15_len16',['../arm__const__structs_8h.html#a7ed661717c58b18f3e557daa72f2b91b',1,'arm_cfft_sR_q15_len16(): arm_const_structs.c'],['../arm__const__structs_8c.html#a7ed661717c58b18f3e557daa72f2b91b',1,'arm_cfft_sR_q15_len16(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq15_5flen2048',['arm_cfft_sR_q15_len2048',['../arm__const__structs_8h.html#a92c94dc79c66ec66c95f793aedb964b9',1,'arm_cfft_sR_q15_len2048(): arm_const_structs.c'],['../arm__const__structs_8c.html#a92c94dc79c66ec66c95f793aedb964b9',1,'arm_cfft_sR_q15_len2048(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq15_5flen256',['arm_cfft_sR_q15_len256',['../arm__const__structs_8h.html#ad80be0db1ea40c66b079404c48d2dcf4',1,'arm_cfft_sR_q15_len256(): arm_const_structs.c'],['../arm__const__structs_8c.html#ad80be0db1ea40c66b079404c48d2dcf4',1,'arm_cfft_sR_q15_len256(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq15_5flen32',['arm_cfft_sR_q15_len32',['../arm__const__structs_8h.html#a8d5426a822a6017235b5e10119606a90',1,'arm_cfft_sR_q15_len32(): arm_const_structs.c'],['../arm__const__structs_8c.html#a8d5426a822a6017235b5e10119606a90',1,'arm_cfft_sR_q15_len32(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq15_5flen4096',['arm_cfft_sR_q15_len4096',['../arm__const__structs_8h.html#ab57c118edaa3260f7f16686152845b18',1,'arm_cfft_sR_q15_len4096(): arm_const_structs.c'],['../arm__const__structs_8c.html#ab57c118edaa3260f7f16686152845b18',1,'arm_cfft_sR_q15_len4096(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq15_5flen512',['arm_cfft_sR_q15_len512',['../arm__const__structs_8h.html#a273b91ec86bb2bd8ac14e69252d487fb',1,'arm_cfft_sR_q15_len512(): arm_const_structs.c'],['../arm__const__structs_8c.html#a273b91ec86bb2bd8ac14e69252d487fb',1,'arm_cfft_sR_q15_len512(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq15_5flen64',['arm_cfft_sR_q15_len64',['../arm__const__structs_8h.html#a95c216e7dcfd59a8d40ef55ac223a749',1,'arm_cfft_sR_q15_len64(): arm_const_structs.c'],['../arm__const__structs_8c.html#a95c216e7dcfd59a8d40ef55ac223a749',1,'arm_cfft_sR_q15_len64(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq31_5flen1024',['arm_cfft_sR_q31_len1024',['../arm__const__structs_8h.html#ada9813a027999f3cff066c9f7b5df51b',1,'arm_cfft_sR_q31_len1024(): arm_const_structs.c'],['../arm__const__structs_8c.html#ada9813a027999f3cff066c9f7b5df51b',1,'arm_cfft_sR_q31_len1024(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq31_5flen128',['arm_cfft_sR_q31_len128',['../arm__const__structs_8h.html#a9a2fcdb54300f75ef1fafe02954e9a61',1,'arm_cfft_sR_q31_len128(): arm_const_structs.c'],['../arm__const__structs_8c.html#a9a2fcdb54300f75ef1fafe02954e9a61',1,'arm_cfft_sR_q31_len128(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq31_5flen16',['arm_cfft_sR_q31_len16',['../arm__const__structs_8h.html#a1336431c4d2a88d32c42308cfe2defa1',1,'arm_cfft_sR_q31_len16(): arm_const_structs.c'],['../arm__const__structs_8c.html#a1336431c4d2a88d32c42308cfe2defa1',1,'arm_cfft_sR_q31_len16(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq31_5flen2048',['arm_cfft_sR_q31_len2048',['../arm__const__structs_8h.html#a420622d75b277070784083ddd44b95fb',1,'arm_cfft_sR_q31_len2048(): arm_const_structs.c'],['../arm__const__structs_8c.html#a420622d75b277070784083ddd44b95fb',1,'arm_cfft_sR_q31_len2048(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq31_5flen256',['arm_cfft_sR_q31_len256',['../arm__const__structs_8h.html#a3f2de67938bd228918e40f60f18dd6b5',1,'arm_cfft_sR_q31_len256(): arm_const_structs.c'],['../arm__const__structs_8c.html#a3f2de67938bd228918e40f60f18dd6b5',1,'arm_cfft_sR_q31_len256(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq31_5flen32',['arm_cfft_sR_q31_len32',['../arm__const__structs_8h.html#a4c083c013ef17920cf8f28dc6f139a39',1,'arm_cfft_sR_q31_len32(): arm_const_structs.c'],['../arm__const__structs_8c.html#a4c083c013ef17920cf8f28dc6f139a39',1,'arm_cfft_sR_q31_len32(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq31_5flen4096',['arm_cfft_sR_q31_len4096',['../arm__const__structs_8h.html#abfc9595f40a1c7aaba85e1328d824b1c',1,'arm_cfft_sR_q31_len4096(): arm_const_structs.c'],['../arm__const__structs_8c.html#abfc9595f40a1c7aaba85e1328d824b1c',1,'arm_cfft_sR_q31_len4096(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq31_5flen512',['arm_cfft_sR_q31_len512',['../arm__const__structs_8h.html#aa337272cf78aaf6075e7e19d0a097d6f',1,'arm_cfft_sR_q31_len512(): arm_const_structs.c'],['../arm__const__structs_8c.html#aa337272cf78aaf6075e7e19d0a097d6f',1,'arm_cfft_sR_q31_len512(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq31_5flen64',['arm_cfft_sR_q31_len64',['../arm__const__structs_8h.html#ad11668a5662334e0bc6a2811c9cb1047',1,'arm_cfft_sR_q31_len64(): arm_const_structs.c'],['../arm__const__structs_8c.html#ad11668a5662334e0bc6a2811c9cb1047',1,'arm_cfft_sR_q31_len64(): arm_const_structs.c']]],
+  ['arm_5fcircularread_5ff32',['arm_circularRead_f32',['../arm__math_8h.html#af4d2359037b7360329ef9dd6836d1353',1,'arm_math.h']]],
+  ['arm_5fcircularread_5fq15',['arm_circularRead_q15',['../arm__math_8h.html#a98eb923fe8c64909897c31d6b9f69bff',1,'arm_math.h']]],
+  ['arm_5fcircularread_5fq7',['arm_circularRead_q7',['../arm__math_8h.html#acd3153fe997f44fe6c20fa1ac6257a2b',1,'arm_math.h']]],
+  ['arm_5fcircularwrite_5ff32',['arm_circularWrite_f32',['../arm__math_8h.html#a87c6129c7f1a7e7b205339054d3ffed7',1,'arm_math.h']]],
+  ['arm_5fcircularwrite_5fq15',['arm_circularWrite_q15',['../arm__math_8h.html#a885325c33991f03743a9d9b06868a099',1,'arm_math.h']]],
+  ['arm_5fcircularwrite_5fq7',['arm_circularWrite_q7',['../arm__math_8h.html#a2db43ffe947dce0f676c09580d1f6765',1,'arm_math.h']]],
+  ['arm_5fclarke_5ff32',['arm_clarke_f32',['../group__clarke.html#gabbfa27c68837d22f03d6c6259569caa8',1,'arm_math.h']]],
+  ['arm_5fclarke_5fq31',['arm_clarke_q31',['../group__clarke.html#ga0c69ebd2855ce6d34008eff808881e78',1,'arm_math.h']]],
+  ['arm_5fclass_5fmarks_5fexample_5ff32_2ec',['arm_class_marks_example_f32.c',['../arm__class__marks__example__f32_8c.html',1,'']]],
+  ['arm_5fclip_5ff32',['arm_clip_f32',['../arm__convolution__example_2math__helper_8c.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c']]],
+  ['arm_5fcmplx_5fconj_5ff32',['arm_cmplx_conj_f32',['../group__cmplx__conj.html#ga3a102aead6460ad9fcb0626f6b226ffb',1,'arm_cmplx_conj_f32(float32_t *pSrc, float32_t *pDst, uint32_t numSamples): arm_cmplx_conj_f32.c'],['../group__cmplx__conj.html#ga3a102aead6460ad9fcb0626f6b226ffb',1,'arm_cmplx_conj_f32(float32_t *pSrc, float32_t *pDst, uint32_t numSamples): arm_cmplx_conj_f32.c']]],
+  ['arm_5fcmplx_5fconj_5ff32_2ec',['arm_cmplx_conj_f32.c',['../arm__cmplx__conj__f32_8c.html',1,'']]],
+  ['arm_5fcmplx_5fconj_5fq15',['arm_cmplx_conj_q15',['../group__cmplx__conj.html#gaf47689ae07962acaecb8ddde556df4a4',1,'arm_cmplx_conj_q15(q15_t *pSrc, q15_t *pDst, uint32_t numSamples): arm_cmplx_conj_q15.c'],['../group__cmplx__conj.html#gaf47689ae07962acaecb8ddde556df4a4',1,'arm_cmplx_conj_q15(q15_t *pSrc, q15_t *pDst, uint32_t numSamples): arm_cmplx_conj_q15.c']]],
+  ['arm_5fcmplx_5fconj_5fq15_2ec',['arm_cmplx_conj_q15.c',['../arm__cmplx__conj__q15_8c.html',1,'']]],
+  ['arm_5fcmplx_5fconj_5fq31',['arm_cmplx_conj_q31',['../group__cmplx__conj.html#gafecc94879a383c5208ec3ef99485e4b5',1,'arm_cmplx_conj_q31(q31_t *pSrc, q31_t *pDst, uint32_t numSamples): arm_cmplx_conj_q31.c'],['../group__cmplx__conj.html#gafecc94879a383c5208ec3ef99485e4b5',1,'arm_cmplx_conj_q31(q31_t *pSrc, q31_t *pDst, uint32_t numSamples): arm_cmplx_conj_q31.c']]],
+  ['arm_5fcmplx_5fconj_5fq31_2ec',['arm_cmplx_conj_q31.c',['../arm__cmplx__conj__q31_8c.html',1,'']]],
+  ['arm_5fcmplx_5fdot_5fprod_5ff32',['arm_cmplx_dot_prod_f32',['../group__cmplx__dot__prod.html#gadcfaf567a25eb641da4043eafb9bb076',1,'arm_cmplx_dot_prod_f32(float32_t *pSrcA, float32_t *pSrcB, uint32_t numSamples, float32_t *realResult, float32_t *imagResult): arm_cmplx_dot_prod_f32.c'],['../group__cmplx__dot__prod.html#gadcfaf567a25eb641da4043eafb9bb076',1,'arm_cmplx_dot_prod_f32(float32_t *pSrcA, float32_t *pSrcB, uint32_t numSamples, float32_t *realResult, float32_t *imagResult): arm_cmplx_dot_prod_f32.c']]],
+  ['arm_5fcmplx_5fdot_5fprod_5ff32_2ec',['arm_cmplx_dot_prod_f32.c',['../arm__cmplx__dot__prod__f32_8c.html',1,'']]],
+  ['arm_5fcmplx_5fdot_5fprod_5fq15',['arm_cmplx_dot_prod_q15',['../group__cmplx__dot__prod.html#ga2b08b5e8001d2c15204639d00893fc70',1,'arm_cmplx_dot_prod_q15(q15_t *pSrcA, q15_t *pSrcB, uint32_t numSamples, q31_t *realResult, q31_t *imagResult): arm_cmplx_dot_prod_q15.c'],['../group__cmplx__dot__prod.html#ga2b08b5e8001d2c15204639d00893fc70',1,'arm_cmplx_dot_prod_q15(q15_t *pSrcA, q15_t *pSrcB, uint32_t numSamples, q31_t *realResult, q31_t *imagResult): arm_cmplx_dot_prod_q15.c']]],
+  ['arm_5fcmplx_5fdot_5fprod_5fq15_2ec',['arm_cmplx_dot_prod_q15.c',['../arm__cmplx__dot__prod__q15_8c.html',1,'']]],
+  ['arm_5fcmplx_5fdot_5fprod_5fq31',['arm_cmplx_dot_prod_q31',['../group__cmplx__dot__prod.html#ga5b731a59db062a9ad84562ef68a6c8af',1,'arm_cmplx_dot_prod_q31(q31_t *pSrcA, q31_t *pSrcB, uint32_t numSamples, q63_t *realResult, q63_t *imagResult): arm_cmplx_dot_prod_q31.c'],['../group__cmplx__dot__prod.html#ga5b731a59db062a9ad84562ef68a6c8af',1,'arm_cmplx_dot_prod_q31(q31_t *pSrcA, q31_t *pSrcB, uint32_t numSamples, q63_t *realResult, q63_t *imagResult): arm_cmplx_dot_prod_q31.c']]],
+  ['arm_5fcmplx_5fdot_5fprod_5fq31_2ec',['arm_cmplx_dot_prod_q31.c',['../arm__cmplx__dot__prod__q31_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmag_5ff32',['arm_cmplx_mag_f32',['../group__cmplx__mag.html#gae45024c497392cde2ae358a76d435213',1,'arm_cmplx_mag_f32(float32_t *pSrc, float32_t *pDst, uint32_t numSamples): arm_cmplx_mag_f32.c'],['../group__cmplx__mag.html#gae45024c497392cde2ae358a76d435213',1,'arm_cmplx_mag_f32(float32_t *pSrc, float32_t *pDst, uint32_t numSamples): arm_cmplx_mag_f32.c']]],
+  ['arm_5fcmplx_5fmag_5ff32_2ec',['arm_cmplx_mag_f32.c',['../arm__cmplx__mag__f32_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmag_5fq15',['arm_cmplx_mag_q15',['../group__cmplx__mag.html#ga0a4a8f77a6a51d9b3f3b9d729f85b7a4',1,'arm_cmplx_mag_q15(q15_t *pSrc, q15_t *pDst, uint32_t numSamples): arm_cmplx_mag_q15.c'],['../group__cmplx__mag.html#ga0a4a8f77a6a51d9b3f3b9d729f85b7a4',1,'arm_cmplx_mag_q15(q15_t *pSrc, q15_t *pDst, uint32_t numSamples): arm_cmplx_mag_q15.c']]],
+  ['arm_5fcmplx_5fmag_5fq15_2ec',['arm_cmplx_mag_q15.c',['../arm__cmplx__mag__q15_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmag_5fq31',['arm_cmplx_mag_q31',['../group__cmplx__mag.html#ga14f82f9230e9d96d5b9774e2fefcb7be',1,'arm_cmplx_mag_q31(q31_t *pSrc, q31_t *pDst, uint32_t numSamples): arm_cmplx_mag_q31.c'],['../group__cmplx__mag.html#ga14f82f9230e9d96d5b9774e2fefcb7be',1,'arm_cmplx_mag_q31(q31_t *pSrc, q31_t *pDst, uint32_t numSamples): arm_cmplx_mag_q31.c']]],
+  ['arm_5fcmplx_5fmag_5fq31_2ec',['arm_cmplx_mag_q31.c',['../arm__cmplx__mag__q31_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmag_5fsquared_5ff32',['arm_cmplx_mag_squared_f32',['../group__cmplx__mag__squared.html#gaa7faccc0d96b061d8b7d0d7d82045074',1,'arm_cmplx_mag_squared_f32(float32_t *pSrc, float32_t *pDst, uint32_t numSamples): arm_cmplx_mag_squared_f32.c'],['../group__cmplx__mag__squared.html#gaa7faccc0d96b061d8b7d0d7d82045074',1,'arm_cmplx_mag_squared_f32(float32_t *pSrc, float32_t *pDst, uint32_t numSamples): arm_cmplx_mag_squared_f32.c']]],
+  ['arm_5fcmplx_5fmag_5fsquared_5ff32_2ec',['arm_cmplx_mag_squared_f32.c',['../arm__cmplx__mag__squared__f32_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmag_5fsquared_5fq15',['arm_cmplx_mag_squared_q15',['../group__cmplx__mag__squared.html#ga45537f576102d960d467eb722b8431f2',1,'arm_cmplx_mag_squared_q15(q15_t *pSrc, q15_t *pDst, uint32_t numSamples): arm_cmplx_mag_squared_q15.c'],['../group__cmplx__mag__squared.html#ga45537f576102d960d467eb722b8431f2',1,'arm_cmplx_mag_squared_q15(q15_t *pSrc, q15_t *pDst, uint32_t numSamples): arm_cmplx_mag_squared_q15.c']]],
+  ['arm_5fcmplx_5fmag_5fsquared_5fq15_2ec',['arm_cmplx_mag_squared_q15.c',['../arm__cmplx__mag__squared__q15_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmag_5fsquared_5fq31',['arm_cmplx_mag_squared_q31',['../group__cmplx__mag__squared.html#ga384b0538101e8c03fa4fa14271e63b04',1,'arm_cmplx_mag_squared_q31(q31_t *pSrc, q31_t *pDst, uint32_t numSamples): arm_cmplx_mag_squared_q31.c'],['../group__cmplx__mag__squared.html#ga384b0538101e8c03fa4fa14271e63b04',1,'arm_cmplx_mag_squared_q31(q31_t *pSrc, q31_t *pDst, uint32_t numSamples): arm_cmplx_mag_squared_q31.c']]],
+  ['arm_5fcmplx_5fmag_5fsquared_5fq31_2ec',['arm_cmplx_mag_squared_q31.c',['../arm__cmplx__mag__squared__q31_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmult_5fcmplx_5ff32',['arm_cmplx_mult_cmplx_f32',['../group__CmplxByCmplxMult.html#ga14b47080054a1ba1250a86805be1ff6b',1,'arm_cmplx_mult_cmplx_f32(float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t numSamples): arm_cmplx_mult_cmplx_f32.c'],['../group__CmplxByCmplxMult.html#ga14b47080054a1ba1250a86805be1ff6b',1,'arm_cmplx_mult_cmplx_f32(float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t numSamples): arm_cmplx_mult_cmplx_f32.c']]],
+  ['arm_5fcmplx_5fmult_5fcmplx_5ff32_2ec',['arm_cmplx_mult_cmplx_f32.c',['../arm__cmplx__mult__cmplx__f32_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmult_5fcmplx_5fq15',['arm_cmplx_mult_cmplx_q15',['../group__CmplxByCmplxMult.html#ga67e96abfc9c3e30efb70a2ec9d0fe7e8',1,'arm_cmplx_mult_cmplx_q15(q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t numSamples): arm_cmplx_mult_cmplx_q15.c'],['../group__CmplxByCmplxMult.html#ga67e96abfc9c3e30efb70a2ec9d0fe7e8',1,'arm_cmplx_mult_cmplx_q15(q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t numSamples): arm_cmplx_mult_cmplx_q15.c']]],
+  ['arm_5fcmplx_5fmult_5fcmplx_5fq15_2ec',['arm_cmplx_mult_cmplx_q15.c',['../arm__cmplx__mult__cmplx__q15_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmult_5fcmplx_5fq31',['arm_cmplx_mult_cmplx_q31',['../group__CmplxByCmplxMult.html#ga1829e50993a90742de225a0ce4213838',1,'arm_cmplx_mult_cmplx_q31(q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t numSamples): arm_cmplx_mult_cmplx_q31.c'],['../group__CmplxByCmplxMult.html#ga1829e50993a90742de225a0ce4213838',1,'arm_cmplx_mult_cmplx_q31(q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t numSamples): arm_cmplx_mult_cmplx_q31.c']]],
+  ['arm_5fcmplx_5fmult_5fcmplx_5fq31_2ec',['arm_cmplx_mult_cmplx_q31.c',['../arm__cmplx__mult__cmplx__q31_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmult_5freal_5ff32',['arm_cmplx_mult_real_f32',['../group__CmplxByRealMult.html#ga9c18616f56cb4d3c0889ce0b339221ca',1,'arm_cmplx_mult_real_f32(float32_t *pSrcCmplx, float32_t *pSrcReal, float32_t *pCmplxDst, uint32_t numSamples): arm_cmplx_mult_real_f32.c'],['../group__CmplxByRealMult.html#ga9c18616f56cb4d3c0889ce0b339221ca',1,'arm_cmplx_mult_real_f32(float32_t *pSrcCmplx, float32_t *pSrcReal, float32_t *pCmplxDst, uint32_t numSamples): arm_cmplx_mult_real_f32.c']]],
+  ['arm_5fcmplx_5fmult_5freal_5ff32_2ec',['arm_cmplx_mult_real_f32.c',['../arm__cmplx__mult__real__f32_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmult_5freal_5fq15',['arm_cmplx_mult_real_q15',['../group__CmplxByRealMult.html#ga3bd8889dcb45980e1d3e53344df54e85',1,'arm_cmplx_mult_real_q15(q15_t *pSrcCmplx, q15_t *pSrcReal, q15_t *pCmplxDst, uint32_t numSamples): arm_cmplx_mult_real_q15.c'],['../group__CmplxByRealMult.html#ga3bd8889dcb45980e1d3e53344df54e85',1,'arm_cmplx_mult_real_q15(q15_t *pSrcCmplx, q15_t *pSrcReal, q15_t *pCmplxDst, uint32_t numSamples): arm_cmplx_mult_real_q15.c']]],
+  ['arm_5fcmplx_5fmult_5freal_5fq15_2ec',['arm_cmplx_mult_real_q15.c',['../arm__cmplx__mult__real__q15_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmult_5freal_5fq31',['arm_cmplx_mult_real_q31',['../group__CmplxByRealMult.html#ga715e4bb8e945b8ca51ec5237611697ce',1,'arm_cmplx_mult_real_q31(q31_t *pSrcCmplx, q31_t *pSrcReal, q31_t *pCmplxDst, uint32_t numSamples): arm_cmplx_mult_real_q31.c'],['../group__CmplxByRealMult.html#ga715e4bb8e945b8ca51ec5237611697ce',1,'arm_cmplx_mult_real_q31(q31_t *pSrcCmplx, q31_t *pSrcReal, q31_t *pCmplxDst, uint32_t numSamples): arm_cmplx_mult_real_q31.c']]],
+  ['arm_5fcmplx_5fmult_5freal_5fq31_2ec',['arm_cmplx_mult_real_q31.c',['../arm__cmplx__mult__real__q31_8c.html',1,'']]],
+  ['arm_5fcommon_5ftables_2ec',['arm_common_tables.c',['../arm__common__tables_8c.html',1,'']]],
+  ['arm_5fcommon_5ftables_2eh',['arm_common_tables.h',['../arm__common__tables_8h.html',1,'']]],
+  ['arm_5fcompare_5ffixed_5fq15',['arm_compare_fixed_q15',['../arm__convolution__example_2math__helper_8c.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c']]],
+  ['arm_5fcompare_5ffixed_5fq31',['arm_compare_fixed_q31',['../arm__convolution__example_2math__helper_8c.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c']]],
+  ['arm_5fconst_5fstructs_2ec',['arm_const_structs.c',['../arm__const__structs_8c.html',1,'']]],
+  ['arm_5fconst_5fstructs_2eh',['arm_const_structs.h',['../arm__const__structs_8h.html',1,'']]],
+  ['arm_5fconv_5ff32',['arm_conv_f32',['../group__Conv.html#ga3f860dc98c6fc4cafc421e4a2aed3c89',1,'arm_conv_f32(float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst): arm_conv_f32.c'],['../group__Conv.html#ga3f860dc98c6fc4cafc421e4a2aed3c89',1,'arm_conv_f32(float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst): arm_conv_f32.c']]],
+  ['arm_5fconv_5ff32_2ec',['arm_conv_f32.c',['../arm__conv__f32_8c.html',1,'']]],
+  ['arm_5fconv_5ffast_5fopt_5fq15',['arm_conv_fast_opt_q15',['../group__Conv.html#gaf16f490d245391ec18a42adc73d6d749',1,'arm_conv_fast_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch1, q15_t *pScratch2): arm_conv_fast_opt_q15.c'],['../group__Conv.html#gaf16f490d245391ec18a42adc73d6d749',1,'arm_conv_fast_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch1, q15_t *pScratch2): arm_conv_fast_opt_q15.c']]],
+  ['arm_5fconv_5ffast_5fopt_5fq15_2ec',['arm_conv_fast_opt_q15.c',['../arm__conv__fast__opt__q15_8c.html',1,'']]],
+  ['arm_5fconv_5ffast_5fq15',['arm_conv_fast_q15',['../group__Conv.html#gad75ca978ce906e04abdf86a8d76306d4',1,'arm_conv_fast_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst): arm_conv_fast_q15.c'],['../group__Conv.html#gad75ca978ce906e04abdf86a8d76306d4',1,'arm_conv_fast_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst): arm_conv_fast_q15.c']]],
+  ['arm_5fconv_5ffast_5fq15_2ec',['arm_conv_fast_q15.c',['../arm__conv__fast__q15_8c.html',1,'']]],
+  ['arm_5fconv_5ffast_5fq31',['arm_conv_fast_q31',['../group__Conv.html#ga51112dcdf9b3624eb05182cdc4da9ec0',1,'arm_conv_fast_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst): arm_conv_fast_q31.c'],['../group__Conv.html#ga51112dcdf9b3624eb05182cdc4da9ec0',1,'arm_conv_fast_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst): arm_conv_fast_q31.c']]],
+  ['arm_5fconv_5ffast_5fq31_2ec',['arm_conv_fast_q31.c',['../arm__conv__fast__q31_8c.html',1,'']]],
+  ['arm_5fconv_5fopt_5fq15',['arm_conv_opt_q15',['../group__Conv.html#gac77dbcaef5c754cac27eab96c4753a3c',1,'arm_conv_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch1, q15_t *pScratch2): arm_conv_opt_q15.c'],['../group__Conv.html#gac77dbcaef5c754cac27eab96c4753a3c',1,'arm_conv_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch1, q15_t *pScratch2): arm_conv_opt_q15.c']]],
+  ['arm_5fconv_5fopt_5fq15_2ec',['arm_conv_opt_q15.c',['../arm__conv__opt__q15_8c.html',1,'']]],
+  ['arm_5fconv_5fopt_5fq7',['arm_conv_opt_q7',['../group__Conv.html#ga4c7cf073e89d6d57cc4e711f078c3f68',1,'arm_conv_opt_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, q15_t *pScratch1, q15_t *pScratch2): arm_conv_opt_q7.c'],['../group__Conv.html#ga4c7cf073e89d6d57cc4e711f078c3f68',1,'arm_conv_opt_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, q15_t *pScratch1, q15_t *pScratch2): arm_conv_opt_q7.c']]],
+  ['arm_5fconv_5fopt_5fq7_2ec',['arm_conv_opt_q7.c',['../arm__conv__opt__q7_8c.html',1,'']]],
+  ['arm_5fconv_5fpartial_5ff32',['arm_conv_partial_f32',['../group__PartialConv.html#ga16d10f32072cd79fc5fb6e785df45f5e',1,'arm_conv_partial_f32(float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_f32.c'],['../group__PartialConv.html#ga16d10f32072cd79fc5fb6e785df45f5e',1,'arm_conv_partial_f32(float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_f32.c']]],
+  ['arm_5fconv_5fpartial_5ff32_2ec',['arm_conv_partial_f32.c',['../arm__conv__partial__f32_8c.html',1,'']]],
+  ['arm_5fconv_5fpartial_5ffast_5fopt_5fq15',['arm_conv_partial_fast_opt_q15',['../group__PartialConv.html#ga3de9c4ddcc7886de25b70d875099a8d9',1,'arm_conv_partial_fast_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2): arm_conv_partial_fast_opt_q15.c'],['../group__PartialConv.html#ga3de9c4ddcc7886de25b70d875099a8d9',1,'arm_conv_partial_fast_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2): arm_conv_partial_fast_opt_q15.c']]],
+  ['arm_5fconv_5fpartial_5ffast_5fopt_5fq15_2ec',['arm_conv_partial_fast_opt_q15.c',['../arm__conv__partial__fast__opt__q15_8c.html',1,'']]],
+  ['arm_5fconv_5fpartial_5ffast_5fq15',['arm_conv_partial_fast_q15',['../group__PartialConv.html#ga1e4d43385cb62262a78c6752fe1fafb2',1,'arm_conv_partial_fast_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_fast_q15.c'],['../group__PartialConv.html#ga1e4d43385cb62262a78c6752fe1fafb2',1,'arm_conv_partial_fast_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_fast_q15.c']]],
+  ['arm_5fconv_5fpartial_5ffast_5fq15_2ec',['arm_conv_partial_fast_q15.c',['../arm__conv__partial__fast__q15_8c.html',1,'']]],
+  ['arm_5fconv_5fpartial_5ffast_5fq31',['arm_conv_partial_fast_q31',['../group__PartialConv.html#ga10c5294cda8c4985386f4e3944be7650',1,'arm_conv_partial_fast_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_fast_q31.c'],['../group__PartialConv.html#ga10c5294cda8c4985386f4e3944be7650',1,'arm_conv_partial_fast_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_fast_q31.c']]],
+  ['arm_5fconv_5fpartial_5ffast_5fq31_2ec',['arm_conv_partial_fast_q31.c',['../arm__conv__partial__fast__q31_8c.html',1,'']]],
+  ['arm_5fconv_5fpartial_5fopt_5fq15',['arm_conv_partial_opt_q15',['../group__PartialConv.html#ga834b23b4ade8682beeb55778399101f8',1,'arm_conv_partial_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2): arm_conv_partial_opt_q15.c'],['../group__PartialConv.html#ga834b23b4ade8682beeb55778399101f8',1,'arm_conv_partial_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2): arm_conv_partial_opt_q15.c']]],
+  ['arm_5fconv_5fpartial_5fopt_5fq15_2ec',['arm_conv_partial_opt_q15.c',['../arm__conv__partial__opt__q15_8c.html',1,'']]],
+  ['arm_5fconv_5fpartial_5fopt_5fq7',['arm_conv_partial_opt_q7',['../group__PartialConv.html#ga3707e16af1435b215840006a7ab0c98f',1,'arm_conv_partial_opt_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2): arm_conv_partial_opt_q7.c'],['../group__PartialConv.html#ga3707e16af1435b215840006a7ab0c98f',1,'arm_conv_partial_opt_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2): arm_conv_partial_opt_q7.c']]],
+  ['arm_5fconv_5fpartial_5fopt_5fq7_2ec',['arm_conv_partial_opt_q7.c',['../arm__conv__partial__opt__q7_8c.html',1,'']]],
+  ['arm_5fconv_5fpartial_5fq15',['arm_conv_partial_q15',['../group__PartialConv.html#ga209a2a913a0c5e5679c5988da8f46b03',1,'arm_conv_partial_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_q15.c'],['../group__PartialConv.html#ga209a2a913a0c5e5679c5988da8f46b03',1,'arm_conv_partial_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_q15.c']]],
+  ['arm_5fconv_5fpartial_5fq15_2ec',['arm_conv_partial_q15.c',['../arm__conv__partial__q15_8c.html',1,'']]],
+  ['arm_5fconv_5fpartial_5fq31',['arm_conv_partial_q31',['../group__PartialConv.html#ga78e73a5f02d103168a09821fb461e77a',1,'arm_conv_partial_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_q31.c'],['../group__PartialConv.html#ga78e73a5f02d103168a09821fb461e77a',1,'arm_conv_partial_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_q31.c']]],
+  ['arm_5fconv_5fpartial_5fq31_2ec',['arm_conv_partial_q31.c',['../arm__conv__partial__q31_8c.html',1,'']]],
+  ['arm_5fconv_5fpartial_5fq7',['arm_conv_partial_q7',['../group__PartialConv.html#ga8567259fe18396dd972242c41741ebf4',1,'arm_conv_partial_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_q7.c'],['../group__PartialConv.html#ga8567259fe18396dd972242c41741ebf4',1,'arm_conv_partial_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_q7.c']]],
+  ['arm_5fconv_5fpartial_5fq7_2ec',['arm_conv_partial_q7.c',['../arm__conv__partial__q7_8c.html',1,'']]],
+  ['arm_5fconv_5fq15',['arm_conv_q15',['../group__Conv.html#gaccd6a89b0ff7a94df64610598e6e6893',1,'arm_conv_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst): arm_conv_q15.c'],['../group__Conv.html#gaccd6a89b0ff7a94df64610598e6e6893',1,'arm_conv_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst): arm_conv_q15.c']]],
+  ['arm_5fconv_5fq15_2ec',['arm_conv_q15.c',['../arm__conv__q15_8c.html',1,'']]],
+  ['arm_5fconv_5fq31',['arm_conv_q31',['../group__Conv.html#ga946b58da734f1e4e78c91fcaab4b12b6',1,'arm_conv_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst): arm_conv_q31.c'],['../group__Conv.html#ga946b58da734f1e4e78c91fcaab4b12b6',1,'arm_conv_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst): arm_conv_q31.c']]],
+  ['arm_5fconv_5fq31_2ec',['arm_conv_q31.c',['../arm__conv__q31_8c.html',1,'']]],
+  ['arm_5fconv_5fq7',['arm_conv_q7',['../group__Conv.html#gae2070cb792a167e78dbad8d06b97cdab',1,'arm_conv_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst): arm_conv_q7.c'],['../group__Conv.html#gae2070cb792a167e78dbad8d06b97cdab',1,'arm_conv_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst): arm_conv_q7.c']]],
+  ['arm_5fconv_5fq7_2ec',['arm_conv_q7.c',['../arm__conv__q7_8c.html',1,'']]],
+  ['arm_5fconvolution_5fexample_5ff32_2ec',['arm_convolution_example_f32.c',['../arm__convolution__example__f32_8c.html',1,'']]],
+  ['arm_5fcopy_5ff32',['arm_copy_f32',['../group__copy.html#gadd1f737e677e0e6ca31767c7001417b3',1,'arm_copy_f32(float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_copy_f32.c'],['../group__copy.html#gadd1f737e677e0e6ca31767c7001417b3',1,'arm_copy_f32(float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_copy_f32.c']]],
+  ['arm_5fcopy_5ff32_2ec',['arm_copy_f32.c',['../arm__copy__f32_8c.html',1,'']]],
+  ['arm_5fcopy_5fq15',['arm_copy_q15',['../group__copy.html#ga872ca4cfc18c680b8991ccd569a5fda0',1,'arm_copy_q15(q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_copy_q15.c'],['../group__copy.html#ga872ca4cfc18c680b8991ccd569a5fda0',1,'arm_copy_q15(q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_copy_q15.c']]],
+  ['arm_5fcopy_5fq15_2ec',['arm_copy_q15.c',['../arm__copy__q15_8c.html',1,'']]],
+  ['arm_5fcopy_5fq31',['arm_copy_q31',['../group__copy.html#gaddf70be7e3f87e535c324862b501f3f9',1,'arm_copy_q31(q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_copy_q31.c'],['../group__copy.html#gaddf70be7e3f87e535c324862b501f3f9',1,'arm_copy_q31(q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_copy_q31.c']]],
+  ['arm_5fcopy_5fq31_2ec',['arm_copy_q31.c',['../arm__copy__q31_8c.html',1,'']]],
+  ['arm_5fcopy_5fq7',['arm_copy_q7',['../group__copy.html#ga467579beda492aa92797529d794c88fb',1,'arm_copy_q7(q7_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_copy_q7.c'],['../group__copy.html#ga467579beda492aa92797529d794c88fb',1,'arm_copy_q7(q7_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_copy_q7.c']]],
+  ['arm_5fcopy_5fq7_2ec',['arm_copy_q7.c',['../arm__copy__q7_8c.html',1,'']]],
+  ['arm_5fcorrelate_5ff32',['arm_correlate_f32',['../group__Corr.html#ga22021e4222773f01e9960358a531cfb8',1,'arm_correlate_f32(float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst): arm_correlate_f32.c'],['../group__Corr.html#ga22021e4222773f01e9960358a531cfb8',1,'arm_correlate_f32(float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst): arm_correlate_f32.c']]],
+  ['arm_5fcorrelate_5ff32_2ec',['arm_correlate_f32.c',['../arm__correlate__f32_8c.html',1,'']]],
+  ['arm_5fcorrelate_5ffast_5fopt_5fq15',['arm_correlate_fast_opt_q15',['../group__Corr.html#ga40a0236b17220e8e22a22b5bc1c53c6b',1,'arm_correlate_fast_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch): arm_correlate_fast_opt_q15.c'],['../group__Corr.html#ga40a0236b17220e8e22a22b5bc1c53c6b',1,'arm_correlate_fast_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch): arm_correlate_fast_opt_q15.c']]],
+  ['arm_5fcorrelate_5ffast_5fopt_5fq15_2ec',['arm_correlate_fast_opt_q15.c',['../arm__correlate__fast__opt__q15_8c.html',1,'']]],
+  ['arm_5fcorrelate_5ffast_5fq15',['arm_correlate_fast_q15',['../group__Corr.html#gac8de3da44f58e86c2c86156276ca154f',1,'arm_correlate_fast_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst): arm_correlate_fast_q15.c'],['../group__Corr.html#gac8de3da44f58e86c2c86156276ca154f',1,'arm_correlate_fast_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst): arm_correlate_fast_q15.c']]],
+  ['arm_5fcorrelate_5ffast_5fq15_2ec',['arm_correlate_fast_q15.c',['../arm__correlate__fast__q15_8c.html',1,'']]],
+  ['arm_5fcorrelate_5ffast_5fq31',['arm_correlate_fast_q31',['../group__Corr.html#gabecd3d7b077dbbef43f93e9e037815ed',1,'arm_correlate_fast_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst): arm_correlate_fast_q31.c'],['../group__Corr.html#gabecd3d7b077dbbef43f93e9e037815ed',1,'arm_correlate_fast_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst): arm_correlate_fast_q31.c']]],
+  ['arm_5fcorrelate_5ffast_5fq31_2ec',['arm_correlate_fast_q31.c',['../arm__correlate__fast__q31_8c.html',1,'']]],
+  ['arm_5fcorrelate_5fopt_5fq15',['arm_correlate_opt_q15',['../group__Corr.html#gad71c0ec70ec69edbc48563d9a5f68451',1,'arm_correlate_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch): arm_correlate_opt_q15.c'],['../group__Corr.html#gad71c0ec70ec69edbc48563d9a5f68451',1,'arm_correlate_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch): arm_correlate_opt_q15.c']]],
+  ['arm_5fcorrelate_5fopt_5fq15_2ec',['arm_correlate_opt_q15.c',['../arm__correlate__opt__q15_8c.html',1,'']]],
+  ['arm_5fcorrelate_5fopt_5fq7',['arm_correlate_opt_q7',['../group__Corr.html#ga746e8857cafe33ec5d6780729c18c311',1,'arm_correlate_opt_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, q15_t *pScratch1, q15_t *pScratch2): arm_correlate_opt_q7.c'],['../group__Corr.html#ga746e8857cafe33ec5d6780729c18c311',1,'arm_correlate_opt_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, q15_t *pScratch1, q15_t *pScratch2): arm_correlate_opt_q7.c']]],
+  ['arm_5fcorrelate_5fopt_5fq7_2ec',['arm_correlate_opt_q7.c',['../arm__correlate__opt__q7_8c.html',1,'']]],
+  ['arm_5fcorrelate_5fq15',['arm_correlate_q15',['../group__Corr.html#ga5ec96b8e420d68b0e626df0812274d46',1,'arm_correlate_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst): arm_correlate_q15.c'],['../group__Corr.html#ga5ec96b8e420d68b0e626df0812274d46',1,'arm_correlate_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst): arm_correlate_q15.c']]],
+  ['arm_5fcorrelate_5fq15_2ec',['arm_correlate_q15.c',['../arm__correlate__q15_8c.html',1,'']]],
+  ['arm_5fcorrelate_5fq31',['arm_correlate_q31',['../group__Corr.html#ga1367dc6c80476406c951e68d7fac4e8c',1,'arm_correlate_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst): arm_correlate_q31.c'],['../group__Corr.html#ga1367dc6c80476406c951e68d7fac4e8c',1,'arm_correlate_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst): arm_correlate_q31.c']]],
+  ['arm_5fcorrelate_5fq31_2ec',['arm_correlate_q31.c',['../arm__correlate__q31_8c.html',1,'']]],
+  ['arm_5fcorrelate_5fq7',['arm_correlate_q7',['../group__Corr.html#ga284ddcc49e4ac532d52a70d0383c5992',1,'arm_correlate_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst): arm_correlate_q7.c'],['../group__Corr.html#ga284ddcc49e4ac532d52a70d0383c5992',1,'arm_correlate_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst): arm_correlate_q7.c']]],
+  ['arm_5fcorrelate_5fq7_2ec',['arm_correlate_q7.c',['../arm__correlate__q7_8c.html',1,'']]],
+  ['arm_5fcos_5ff32',['arm_cos_f32',['../group__cos.html#gace15287f9c64b9b4084d1c797d4c49d8',1,'arm_cos_f32(float32_t x): arm_cos_f32.c'],['../group__cos.html#gace15287f9c64b9b4084d1c797d4c49d8',1,'arm_cos_f32(float32_t x): arm_cos_f32.c']]],
+  ['arm_5fcos_5ff32_2ec',['arm_cos_f32.c',['../arm__cos__f32_8c.html',1,'']]],
+  ['arm_5fcos_5fq15',['arm_cos_q15',['../group__cos.html#gadfd60c24def501638c0d5db20f4c869b',1,'arm_cos_q15(q15_t x): arm_cos_q15.c'],['../group__cos.html#gadfd60c24def501638c0d5db20f4c869b',1,'arm_cos_q15(q15_t x): arm_cos_q15.c']]],
+  ['arm_5fcos_5fq15_2ec',['arm_cos_q15.c',['../arm__cos__q15_8c.html',1,'']]],
+  ['arm_5fcos_5fq31',['arm_cos_q31',['../group__cos.html#gad80f121949ef885a77d83ab36e002567',1,'arm_cos_q31(q31_t x): arm_cos_q31.c'],['../group__cos.html#gad80f121949ef885a77d83ab36e002567',1,'arm_cos_q31(q31_t x): arm_cos_q31.c']]],
+  ['arm_5fcos_5fq31_2ec',['arm_cos_q31.c',['../arm__cos__q31_8c.html',1,'']]],
+  ['arm_5fdct4_5ff32',['arm_dct4_f32',['../group__DCT4__IDCT4.html#gafd538d68886848bc090ec2b0d364cc81',1,'arm_dct4_f32(const arm_dct4_instance_f32 *S, float32_t *pState, float32_t *pInlineBuffer): arm_dct4_f32.c'],['../group__DCT4__IDCT4.html#gafd538d68886848bc090ec2b0d364cc81',1,'arm_dct4_f32(const arm_dct4_instance_f32 *S, float32_t *pState, float32_t *pInlineBuffer): arm_dct4_f32.c']]],
+  ['arm_5fdct4_5ff32_2ec',['arm_dct4_f32.c',['../arm__dct4__f32_8c.html',1,'']]],
+  ['arm_5fdct4_5finit_5ff32',['arm_dct4_init_f32',['../group__DCT4__IDCT4.html#gab094ad3bc6fa1b84e8b12a24e1850a06',1,'arm_dct4_init_f32(arm_dct4_instance_f32 *S, arm_rfft_instance_f32 *S_RFFT, arm_cfft_radix4_instance_f32 *S_CFFT, uint16_t N, uint16_t Nby2, float32_t normalize): arm_dct4_init_f32.c'],['../group__DCT4__IDCT4.html#gab094ad3bc6fa1b84e8b12a24e1850a06',1,'arm_dct4_init_f32(arm_dct4_instance_f32 *S, arm_rfft_instance_f32 *S_RFFT, arm_cfft_radix4_instance_f32 *S_CFFT, uint16_t N, uint16_t Nby2, float32_t normalize): arm_dct4_init_f32.c']]],
+  ['arm_5fdct4_5finit_5ff32_2ec',['arm_dct4_init_f32.c',['../arm__dct4__init__f32_8c.html',1,'']]],
+  ['arm_5fdct4_5finit_5fq15',['arm_dct4_init_q15',['../group__DCT4__IDCT4.html#ga966fd1b66a80873964533703ab5dc054',1,'arm_dct4_init_q15(arm_dct4_instance_q15 *S, arm_rfft_instance_q15 *S_RFFT, arm_cfft_radix4_instance_q15 *S_CFFT, uint16_t N, uint16_t Nby2, q15_t normalize): arm_dct4_init_q15.c'],['../group__DCT4__IDCT4.html#ga966fd1b66a80873964533703ab5dc054',1,'arm_dct4_init_q15(arm_dct4_instance_q15 *S, arm_rfft_instance_q15 *S_RFFT, arm_cfft_radix4_instance_q15 *S_CFFT, uint16_t N, uint16_t Nby2, q15_t normalize): arm_dct4_init_q15.c']]],
+  ['arm_5fdct4_5finit_5fq15_2ec',['arm_dct4_init_q15.c',['../arm__dct4__init__q15_8c.html',1,'']]],
+  ['arm_5fdct4_5finit_5fq31',['arm_dct4_init_q31',['../group__DCT4__IDCT4.html#ga631bb59c7c97c814ff7147ecba6a716a',1,'arm_dct4_init_q31(arm_dct4_instance_q31 *S, arm_rfft_instance_q31 *S_RFFT, arm_cfft_radix4_instance_q31 *S_CFFT, uint16_t N, uint16_t Nby2, q31_t normalize): arm_dct4_init_q31.c'],['../group__DCT4__IDCT4.html#ga631bb59c7c97c814ff7147ecba6a716a',1,'arm_dct4_init_q31(arm_dct4_instance_q31 *S, arm_rfft_instance_q31 *S_RFFT, arm_cfft_radix4_instance_q31 *S_CFFT, uint16_t N, uint16_t Nby2, q31_t normalize): arm_dct4_init_q31.c']]],
+  ['arm_5fdct4_5finit_5fq31_2ec',['arm_dct4_init_q31.c',['../arm__dct4__init__q31_8c.html',1,'']]],
+  ['arm_5fdct4_5finstance_5ff32',['arm_dct4_instance_f32',['../structarm__dct4__instance__f32.html',1,'']]],
+  ['arm_5fdct4_5finstance_5fq15',['arm_dct4_instance_q15',['../structarm__dct4__instance__q15.html',1,'']]],
+  ['arm_5fdct4_5finstance_5fq31',['arm_dct4_instance_q31',['../structarm__dct4__instance__q31.html',1,'']]],
+  ['arm_5fdct4_5fq15',['arm_dct4_q15',['../group__DCT4__IDCT4.html#ga114cb9635059f678df291fcc887aaf2b',1,'arm_dct4_q15(const arm_dct4_instance_q15 *S, q15_t *pState, q15_t *pInlineBuffer): arm_dct4_q15.c'],['../group__DCT4__IDCT4.html#ga114cb9635059f678df291fcc887aaf2b',1,'arm_dct4_q15(const arm_dct4_instance_q15 *S, q15_t *pState, q15_t *pInlineBuffer): arm_dct4_q15.c']]],
+  ['arm_5fdct4_5fq15_2ec',['arm_dct4_q15.c',['../arm__dct4__q15_8c.html',1,'']]],
+  ['arm_5fdct4_5fq31',['arm_dct4_q31',['../group__DCT4__IDCT4.html#gad04d0baab6ed081d8e8afe02538eb80b',1,'arm_dct4_q31(const arm_dct4_instance_q31 *S, q31_t *pState, q31_t *pInlineBuffer): arm_dct4_q31.c'],['../group__DCT4__IDCT4.html#gad04d0baab6ed081d8e8afe02538eb80b',1,'arm_dct4_q31(const arm_dct4_instance_q31 *S, q31_t *pState, q31_t *pInlineBuffer): arm_dct4_q31.c']]],
+  ['arm_5fdct4_5fq31_2ec',['arm_dct4_q31.c',['../arm__dct4__q31_8c.html',1,'']]],
+  ['arm_5fdot_5fprod_5ff32',['arm_dot_prod_f32',['../group__dot__prod.html#ga55418d4362f6ba84c327f9b4f089a8c3',1,'arm_dot_prod_f32(float32_t *pSrcA, float32_t *pSrcB, uint32_t blockSize, float32_t *result): arm_dot_prod_f32.c'],['../group__dot__prod.html#ga55418d4362f6ba84c327f9b4f089a8c3',1,'arm_dot_prod_f32(float32_t *pSrcA, float32_t *pSrcB, uint32_t blockSize, float32_t *result): arm_dot_prod_f32.c']]],
+  ['arm_5fdot_5fprod_5ff32_2ec',['arm_dot_prod_f32.c',['../arm__dot__prod__f32_8c.html',1,'']]],
+  ['arm_5fdot_5fprod_5fq15',['arm_dot_prod_q15',['../group__dot__prod.html#ga436d5bed28a4b73b24acbde436a3044b',1,'arm_dot_prod_q15(q15_t *pSrcA, q15_t *pSrcB, uint32_t blockSize, q63_t *result): arm_dot_prod_q15.c'],['../group__dot__prod.html#ga436d5bed28a4b73b24acbde436a3044b',1,'arm_dot_prod_q15(q15_t *pSrcA, q15_t *pSrcB, uint32_t blockSize, q63_t *result): arm_dot_prod_q15.c']]],
+  ['arm_5fdot_5fprod_5fq15_2ec',['arm_dot_prod_q15.c',['../arm__dot__prod__q15_8c.html',1,'']]],
+  ['arm_5fdot_5fprod_5fq31',['arm_dot_prod_q31',['../group__dot__prod.html#gab15d8fa060fc85b4d948d091b7deaa11',1,'arm_dot_prod_q31(q31_t *pSrcA, q31_t *pSrcB, uint32_t blockSize, q63_t *result): arm_dot_prod_q31.c'],['../group__dot__prod.html#gab15d8fa060fc85b4d948d091b7deaa11',1,'arm_dot_prod_q31(q31_t *pSrcA, q31_t *pSrcB, uint32_t blockSize, q63_t *result): arm_dot_prod_q31.c']]],
+  ['arm_5fdot_5fprod_5fq31_2ec',['arm_dot_prod_q31.c',['../arm__dot__prod__q31_8c.html',1,'']]],
+  ['arm_5fdot_5fprod_5fq7',['arm_dot_prod_q7',['../group__dot__prod.html#ga9c3293a50ac7ec8ba928bf8e3aaea6c1',1,'arm_dot_prod_q7(q7_t *pSrcA, q7_t *pSrcB, uint32_t blockSize, q31_t *result): arm_dot_prod_q7.c'],['../group__dot__prod.html#ga9c3293a50ac7ec8ba928bf8e3aaea6c1',1,'arm_dot_prod_q7(q7_t *pSrcA, q7_t *pSrcB, uint32_t blockSize, q31_t *result): arm_dot_prod_q7.c']]],
+  ['arm_5fdot_5fprod_5fq7_2ec',['arm_dot_prod_q7.c',['../arm__dot__prod__q7_8c.html',1,'']]],
+  ['arm_5fdotproduct_5fexample_5ff32_2ec',['arm_dotproduct_example_f32.c',['../arm__dotproduct__example__f32_8c.html',1,'']]],
+  ['arm_5ffft_5fbin_5fdata_2ec',['arm_fft_bin_data.c',['../arm__fft__bin__data_8c.html',1,'']]],
+  ['arm_5ffft_5fbin_5fexample_5ff32_2ec',['arm_fft_bin_example_f32.c',['../arm__fft__bin__example__f32_8c.html',1,'']]],
+  ['arm_5ffill_5ff32',['arm_fill_f32',['../group__Fill.html#ga2248e8d3901b4afb7827163132baad94',1,'arm_fill_f32(float32_t value, float32_t *pDst, uint32_t blockSize): arm_fill_f32.c'],['../group__Fill.html#ga2248e8d3901b4afb7827163132baad94',1,'arm_fill_f32(float32_t value, float32_t *pDst, uint32_t blockSize): arm_fill_f32.c']]],
+  ['arm_5ffill_5ff32_2ec',['arm_fill_f32.c',['../arm__fill__f32_8c.html',1,'']]],
+  ['arm_5ffill_5fq15',['arm_fill_q15',['../group__Fill.html#ga76b21c32a3783a2b3334d930a646e5d8',1,'arm_fill_q15(q15_t value, q15_t *pDst, uint32_t blockSize): arm_fill_q15.c'],['../group__Fill.html#ga76b21c32a3783a2b3334d930a646e5d8',1,'arm_fill_q15(q15_t value, q15_t *pDst, uint32_t blockSize): arm_fill_q15.c']]],
+  ['arm_5ffill_5fq15_2ec',['arm_fill_q15.c',['../arm__fill__q15_8c.html',1,'']]],
+  ['arm_5ffill_5fq31',['arm_fill_q31',['../group__Fill.html#ga69cc781cf337bd0a31bb85c772a35f7f',1,'arm_fill_q31(q31_t value, q31_t *pDst, uint32_t blockSize): arm_fill_q31.c'],['../group__Fill.html#ga69cc781cf337bd0a31bb85c772a35f7f',1,'arm_fill_q31(q31_t value, q31_t *pDst, uint32_t blockSize): arm_fill_q31.c']]],
+  ['arm_5ffill_5fq31_2ec',['arm_fill_q31.c',['../arm__fill__q31_8c.html',1,'']]],
+  ['arm_5ffill_5fq7',['arm_fill_q7',['../group__Fill.html#ga0465cf326ada039ed792f94b033d9ec5',1,'arm_fill_q7(q7_t value, q7_t *pDst, uint32_t blockSize): arm_fill_q7.c'],['../group__Fill.html#ga0465cf326ada039ed792f94b033d9ec5',1,'arm_fill_q7(q7_t value, q7_t *pDst, uint32_t blockSize): arm_fill_q7.c']]],
+  ['arm_5ffill_5fq7_2ec',['arm_fill_q7.c',['../arm__fill__q7_8c.html',1,'']]],
+  ['arm_5ffir_5fdata_2ec',['arm_fir_data.c',['../arm__fir__data_8c.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5ff32',['arm_fir_decimate_f32',['../group__FIR__decimate.html#ga25aa3d58a90bf91b6a82272a0bc518f7',1,'arm_fir_decimate_f32(const arm_fir_decimate_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_fir_decimate_f32.c'],['../group__FIR__decimate.html#ga25aa3d58a90bf91b6a82272a0bc518f7',1,'arm_fir_decimate_f32(const arm_fir_decimate_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_fir_decimate_f32.c']]],
+  ['arm_5ffir_5fdecimate_5ff32_2ec',['arm_fir_decimate_f32.c',['../arm__fir__decimate__f32_8c.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5ffast_5fq15',['arm_fir_decimate_fast_q15',['../group__FIR__decimate.html#ga3f434c9a5d3b4e68061feac0714ea2ac',1,'arm_fir_decimate_fast_q15(const arm_fir_decimate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_decimate_fast_q15.c'],['../group__FIR__decimate.html#ga3f434c9a5d3b4e68061feac0714ea2ac',1,'arm_fir_decimate_fast_q15(const arm_fir_decimate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_decimate_fast_q15.c']]],
+  ['arm_5ffir_5fdecimate_5ffast_5fq15_2ec',['arm_fir_decimate_fast_q15.c',['../arm__fir__decimate__fast__q15_8c.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5ffast_5fq31',['arm_fir_decimate_fast_q31',['../group__FIR__decimate.html#ga3c18cc3d0548a410c577f1bead9582b7',1,'arm_fir_decimate_fast_q31(arm_fir_decimate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_decimate_fast_q31.c'],['../group__FIR__decimate.html#ga3c18cc3d0548a410c577f1bead9582b7',1,'arm_fir_decimate_fast_q31(arm_fir_decimate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_decimate_fast_q31.c']]],
+  ['arm_5ffir_5fdecimate_5ffast_5fq31_2ec',['arm_fir_decimate_fast_q31.c',['../arm__fir__decimate__fast__q31_8c.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5finit_5ff32',['arm_fir_decimate_init_f32',['../group__FIR__decimate.html#gaaa2524b08220fd6c3f753e692ffc7d3b',1,'arm_fir_decimate_init_f32(arm_fir_decimate_instance_f32 *S, uint16_t numTaps, uint8_t M, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize): arm_fir_decimate_init_f32.c'],['../group__FIR__decimate.html#gaaa2524b08220fd6c3f753e692ffc7d3b',1,'arm_fir_decimate_init_f32(arm_fir_decimate_instance_f32 *S, uint16_t numTaps, uint8_t M, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize): arm_fir_decimate_init_f32.c']]],
+  ['arm_5ffir_5fdecimate_5finit_5ff32_2ec',['arm_fir_decimate_init_f32.c',['../arm__fir__decimate__init__f32_8c.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5finit_5fq15',['arm_fir_decimate_init_q15',['../group__FIR__decimate.html#gada660e54b93d5d32178c6f5e1c6f368d',1,'arm_fir_decimate_init_q15(arm_fir_decimate_instance_q15 *S, uint16_t numTaps, uint8_t M, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize): arm_fir_decimate_init_q15.c'],['../group__FIR__decimate.html#gada660e54b93d5d32178c6f5e1c6f368d',1,'arm_fir_decimate_init_q15(arm_fir_decimate_instance_q15 *S, uint16_t numTaps, uint8_t M, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize): arm_fir_decimate_init_q15.c']]],
+  ['arm_5ffir_5fdecimate_5finit_5fq15_2ec',['arm_fir_decimate_init_q15.c',['../arm__fir__decimate__init__q15_8c.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5finit_5fq31',['arm_fir_decimate_init_q31',['../group__FIR__decimate.html#ga9ed47c4e0f58affa935d84e0508a7f39',1,'arm_fir_decimate_init_q31(arm_fir_decimate_instance_q31 *S, uint16_t numTaps, uint8_t M, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize): arm_fir_decimate_init_q31.c'],['../group__FIR__decimate.html#ga9ed47c4e0f58affa935d84e0508a7f39',1,'arm_fir_decimate_init_q31(arm_fir_decimate_instance_q31 *S, uint16_t numTaps, uint8_t M, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize): arm_fir_decimate_init_q31.c']]],
+  ['arm_5ffir_5fdecimate_5finit_5fq31_2ec',['arm_fir_decimate_init_q31.c',['../arm__fir__decimate__init__q31_8c.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5finstance_5ff32',['arm_fir_decimate_instance_f32',['../structarm__fir__decimate__instance__f32.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5finstance_5fq15',['arm_fir_decimate_instance_q15',['../structarm__fir__decimate__instance__q15.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5finstance_5fq31',['arm_fir_decimate_instance_q31',['../structarm__fir__decimate__instance__q31.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5fq15',['arm_fir_decimate_q15',['../group__FIR__decimate.html#gab8bef6d0f6a26fdbfce9485727713ce5',1,'arm_fir_decimate_q15(const arm_fir_decimate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_decimate_q15.c'],['../group__FIR__decimate.html#gab8bef6d0f6a26fdbfce9485727713ce5',1,'arm_fir_decimate_q15(const arm_fir_decimate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_decimate_q15.c']]],
+  ['arm_5ffir_5fdecimate_5fq15_2ec',['arm_fir_decimate_q15.c',['../arm__fir__decimate__q15_8c.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5fq31',['arm_fir_decimate_q31',['../group__FIR__decimate.html#gaef8e86add28f15fdc5ecc484e9dd7a4e',1,'arm_fir_decimate_q31(const arm_fir_decimate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_decimate_q31.c'],['../group__FIR__decimate.html#gaef8e86add28f15fdc5ecc484e9dd7a4e',1,'arm_fir_decimate_q31(const arm_fir_decimate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_decimate_q31.c']]],
+  ['arm_5ffir_5fdecimate_5fq31_2ec',['arm_fir_decimate_q31.c',['../arm__fir__decimate__q31_8c.html',1,'']]],
+  ['arm_5ffir_5fexample_5ff32_2ec',['arm_fir_example_f32.c',['../arm__fir__example__f32_8c.html',1,'']]],
+  ['arm_5ffir_5ff32',['arm_fir_f32',['../group__FIR.html#gae8fb334ea67eb6ecbd31824ddc14cd6a',1,'arm_fir_f32(const arm_fir_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_fir_f32.c'],['../group__FIR.html#gae8fb334ea67eb6ecbd31824ddc14cd6a',1,'arm_fir_f32(const arm_fir_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_fir_f32.c']]],
+  ['arm_5ffir_5ff32_2ec',['arm_fir_f32.c',['../arm__fir__f32_8c.html',1,'']]],
+  ['arm_5ffir_5ffast_5fq15',['arm_fir_fast_q15',['../group__FIR.html#gac7d35e9472e49ccd88800f37f3476bd3',1,'arm_fir_fast_q15(const arm_fir_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_fast_q15.c'],['../group__FIR.html#gac7d35e9472e49ccd88800f37f3476bd3',1,'arm_fir_fast_q15(const arm_fir_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_fast_q15.c']]],
+  ['arm_5ffir_5ffast_5fq15_2ec',['arm_fir_fast_q15.c',['../arm__fir__fast__q15_8c.html',1,'']]],
+  ['arm_5ffir_5ffast_5fq31',['arm_fir_fast_q31',['../group__FIR.html#ga70d11af009dcd25594c58c75cdb5d6e3',1,'arm_fir_fast_q31(const arm_fir_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_fast_q31.c'],['../group__FIR.html#ga70d11af009dcd25594c58c75cdb5d6e3',1,'arm_fir_fast_q31(const arm_fir_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_fast_q31.c']]],
+  ['arm_5ffir_5ffast_5fq31_2ec',['arm_fir_fast_q31.c',['../arm__fir__fast__q31_8c.html',1,'']]],
+  ['arm_5ffir_5finit_5ff32',['arm_fir_init_f32',['../group__FIR.html#ga98d13def6427e29522829f945d0967db',1,'arm_fir_init_f32(arm_fir_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize): arm_fir_init_f32.c'],['../group__FIR.html#ga98d13def6427e29522829f945d0967db',1,'arm_fir_init_f32(arm_fir_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize): arm_fir_init_f32.c']]],
+  ['arm_5ffir_5finit_5ff32_2ec',['arm_fir_init_f32.c',['../arm__fir__init__f32_8c.html',1,'']]],
+  ['arm_5ffir_5finit_5fq15',['arm_fir_init_q15',['../group__FIR.html#gae2a50f692f41ba57e44ed0719b1368bd',1,'arm_fir_init_q15(arm_fir_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize): arm_fir_init_q15.c'],['../group__FIR.html#gae2a50f692f41ba57e44ed0719b1368bd',1,'arm_fir_init_q15(arm_fir_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize): arm_fir_init_q15.c']]],
+  ['arm_5ffir_5finit_5fq15_2ec',['arm_fir_init_q15.c',['../arm__fir__init__q15_8c.html',1,'']]],
+  ['arm_5ffir_5finit_5fq31',['arm_fir_init_q31',['../group__FIR.html#gac00d53af87684cbbe135767b55e748a5',1,'arm_fir_init_q31(arm_fir_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize): arm_fir_init_q31.c'],['../group__FIR.html#gac00d53af87684cbbe135767b55e748a5',1,'arm_fir_init_q31(arm_fir_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize): arm_fir_init_q31.c']]],
+  ['arm_5ffir_5finit_5fq31_2ec',['arm_fir_init_q31.c',['../arm__fir__init__q31_8c.html',1,'']]],
+  ['arm_5ffir_5finit_5fq7',['arm_fir_init_q7',['../group__FIR.html#ga88e48688224d42dc173dbcec702f0c1d',1,'arm_fir_init_q7(arm_fir_instance_q7 *S, uint16_t numTaps, q7_t *pCoeffs, q7_t *pState, uint32_t blockSize): arm_fir_init_q7.c'],['../group__FIR.html#ga88e48688224d42dc173dbcec702f0c1d',1,'arm_fir_init_q7(arm_fir_instance_q7 *S, uint16_t numTaps, q7_t *pCoeffs, q7_t *pState, uint32_t blockSize): arm_fir_init_q7.c']]],
+  ['arm_5ffir_5finit_5fq7_2ec',['arm_fir_init_q7.c',['../arm__fir__init__q7_8c.html',1,'']]],
+  ['arm_5ffir_5finstance_5ff32',['arm_fir_instance_f32',['../structarm__fir__instance__f32.html',1,'']]],
+  ['arm_5ffir_5finstance_5fq15',['arm_fir_instance_q15',['../structarm__fir__instance__q15.html',1,'']]],
+  ['arm_5ffir_5finstance_5fq31',['arm_fir_instance_q31',['../structarm__fir__instance__q31.html',1,'']]],
+  ['arm_5ffir_5finstance_5fq7',['arm_fir_instance_q7',['../structarm__fir__instance__q7.html',1,'']]],
+  ['arm_5ffir_5finterpolate_5ff32',['arm_fir_interpolate_f32',['../group__FIR__Interpolate.html#ga9cae104c5cf60b4e7671c82264a8c12e',1,'arm_fir_interpolate_f32(const arm_fir_interpolate_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_fir_interpolate_f32.c'],['../group__FIR__Interpolate.html#ga9cae104c5cf60b4e7671c82264a8c12e',1,'arm_fir_interpolate_f32(const arm_fir_interpolate_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_fir_interpolate_f32.c']]],
+  ['arm_5ffir_5finterpolate_5ff32_2ec',['arm_fir_interpolate_f32.c',['../arm__fir__interpolate__f32_8c.html',1,'']]],
+  ['arm_5ffir_5finterpolate_5finit_5ff32',['arm_fir_interpolate_init_f32',['../group__FIR__Interpolate.html#ga0f857457a815946f7e4dca989ebf6ff6',1,'arm_fir_interpolate_init_f32(arm_fir_interpolate_instance_f32 *S, uint8_t L, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize): arm_fir_interpolate_init_f32.c'],['../group__FIR__Interpolate.html#ga0f857457a815946f7e4dca989ebf6ff6',1,'arm_fir_interpolate_init_f32(arm_fir_interpolate_instance_f32 *S, uint8_t L, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize): arm_fir_interpolate_init_f32.c']]],
+  ['arm_5ffir_5finterpolate_5finit_5ff32_2ec',['arm_fir_interpolate_init_f32.c',['../arm__fir__interpolate__init__f32_8c.html',1,'']]],
+  ['arm_5ffir_5finterpolate_5finit_5fq15',['arm_fir_interpolate_init_q15',['../group__FIR__Interpolate.html#ga18e8c4a74ff1d0f88876cc63f675288f',1,'arm_fir_interpolate_init_q15(arm_fir_interpolate_instance_q15 *S, uint8_t L, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize): arm_fir_interpolate_init_q15.c'],['../group__FIR__Interpolate.html#ga18e8c4a74ff1d0f88876cc63f675288f',1,'arm_fir_interpolate_init_q15(arm_fir_interpolate_instance_q15 *S, uint8_t L, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize): arm_fir_interpolate_init_q15.c']]],
+  ['arm_5ffir_5finterpolate_5finit_5fq15_2ec',['arm_fir_interpolate_init_q15.c',['../arm__fir__interpolate__init__q15_8c.html',1,'']]],
+  ['arm_5ffir_5finterpolate_5finit_5fq31',['arm_fir_interpolate_init_q31',['../group__FIR__Interpolate.html#ga9d0ba38ce9f12a850dd242731d307476',1,'arm_fir_interpolate_init_q31(arm_fir_interpolate_instance_q31 *S, uint8_t L, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize): arm_fir_interpolate_init_q31.c'],['../group__FIR__Interpolate.html#ga9d0ba38ce9f12a850dd242731d307476',1,'arm_fir_interpolate_init_q31(arm_fir_interpolate_instance_q31 *S, uint8_t L, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize): arm_fir_interpolate_init_q31.c']]],
+  ['arm_5ffir_5finterpolate_5finit_5fq31_2ec',['arm_fir_interpolate_init_q31.c',['../arm__fir__interpolate__init__q31_8c.html',1,'']]],
+  ['arm_5ffir_5finterpolate_5finstance_5ff32',['arm_fir_interpolate_instance_f32',['../structarm__fir__interpolate__instance__f32.html',1,'']]],
+  ['arm_5ffir_5finterpolate_5finstance_5fq15',['arm_fir_interpolate_instance_q15',['../structarm__fir__interpolate__instance__q15.html',1,'']]],
+  ['arm_5ffir_5finterpolate_5finstance_5fq31',['arm_fir_interpolate_instance_q31',['../structarm__fir__interpolate__instance__q31.html',1,'']]],
+  ['arm_5ffir_5finterpolate_5fq15',['arm_fir_interpolate_q15',['../group__FIR__Interpolate.html#ga7962b5f9636e54899f75d0c5936800b5',1,'arm_fir_interpolate_q15(const arm_fir_interpolate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_interpolate_q15.c'],['../group__FIR__Interpolate.html#ga7962b5f9636e54899f75d0c5936800b5',1,'arm_fir_interpolate_q15(const arm_fir_interpolate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_interpolate_q15.c']]],
+  ['arm_5ffir_5finterpolate_5fq15_2ec',['arm_fir_interpolate_q15.c',['../arm__fir__interpolate__q15_8c.html',1,'']]],
+  ['arm_5ffir_5finterpolate_5fq31',['arm_fir_interpolate_q31',['../group__FIR__Interpolate.html#gaac9c0f01ed91c53f7083995d7411f5ee',1,'arm_fir_interpolate_q31(const arm_fir_interpolate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_interpolate_q31.c'],['../group__FIR__Interpolate.html#gaac9c0f01ed91c53f7083995d7411f5ee',1,'arm_fir_interpolate_q31(const arm_fir_interpolate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_interpolate_q31.c']]],
+  ['arm_5ffir_5finterpolate_5fq31_2ec',['arm_fir_interpolate_q31.c',['../arm__fir__interpolate__q31_8c.html',1,'']]],
+  ['arm_5ffir_5flattice_5ff32',['arm_fir_lattice_f32',['../group__FIR__Lattice.html#gae63a45a63a11a65f2eae8b8b1fe370a8',1,'arm_fir_lattice_f32(const arm_fir_lattice_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_fir_lattice_f32.c'],['../group__FIR__Lattice.html#gae63a45a63a11a65f2eae8b8b1fe370a8',1,'arm_fir_lattice_f32(const arm_fir_lattice_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_fir_lattice_f32.c']]],
+  ['arm_5ffir_5flattice_5ff32_2ec',['arm_fir_lattice_f32.c',['../arm__fir__lattice__f32_8c.html',1,'']]],
+  ['arm_5ffir_5flattice_5finit_5ff32',['arm_fir_lattice_init_f32',['../group__FIR__Lattice.html#ga86199a1590af2b8941c6532ee9d03229',1,'arm_fir_lattice_init_f32(arm_fir_lattice_instance_f32 *S, uint16_t numStages, float32_t *pCoeffs, float32_t *pState): arm_fir_lattice_init_f32.c'],['../group__FIR__Lattice.html#ga86199a1590af2b8941c6532ee9d03229',1,'arm_fir_lattice_init_f32(arm_fir_lattice_instance_f32 *S, uint16_t numStages, float32_t *pCoeffs, float32_t *pState): arm_fir_lattice_init_f32.c']]],
+  ['arm_5ffir_5flattice_5finit_5ff32_2ec',['arm_fir_lattice_init_f32.c',['../arm__fir__lattice__init__f32_8c.html',1,'']]],
+  ['arm_5ffir_5flattice_5finit_5fq15',['arm_fir_lattice_init_q15',['../group__FIR__Lattice.html#ga1b22f30ce1cc19bf5a5d7c9fca154d72',1,'arm_fir_lattice_init_q15(arm_fir_lattice_instance_q15 *S, uint16_t numStages, q15_t *pCoeffs, q15_t *pState): arm_fir_lattice_init_q15.c'],['../group__FIR__Lattice.html#ga1b22f30ce1cc19bf5a5d7c9fca154d72',1,'arm_fir_lattice_init_q15(arm_fir_lattice_instance_q15 *S, uint16_t numStages, q15_t *pCoeffs, q15_t *pState): arm_fir_lattice_init_q15.c']]],
+  ['arm_5ffir_5flattice_5finit_5fq15_2ec',['arm_fir_lattice_init_q15.c',['../arm__fir__lattice__init__q15_8c.html',1,'']]],
+  ['arm_5ffir_5flattice_5finit_5fq31',['arm_fir_lattice_init_q31',['../group__FIR__Lattice.html#gac05a17a0188bb851b58d19e572870a54',1,'arm_fir_lattice_init_q31(arm_fir_lattice_instance_q31 *S, uint16_t numStages, q31_t *pCoeffs, q31_t *pState): arm_fir_lattice_init_q31.c'],['../group__FIR__Lattice.html#gac05a17a0188bb851b58d19e572870a54',1,'arm_fir_lattice_init_q31(arm_fir_lattice_instance_q31 *S, uint16_t numStages, q31_t *pCoeffs, q31_t *pState): arm_fir_lattice_init_q31.c']]],
+  ['arm_5ffir_5flattice_5finit_5fq31_2ec',['arm_fir_lattice_init_q31.c',['../arm__fir__lattice__init__q31_8c.html',1,'']]],
+  ['arm_5ffir_5flattice_5finstance_5ff32',['arm_fir_lattice_instance_f32',['../structarm__fir__lattice__instance__f32.html',1,'']]],
+  ['arm_5ffir_5flattice_5finstance_5fq15',['arm_fir_lattice_instance_q15',['../structarm__fir__lattice__instance__q15.html',1,'']]],
+  ['arm_5ffir_5flattice_5finstance_5fq31',['arm_fir_lattice_instance_q31',['../structarm__fir__lattice__instance__q31.html',1,'']]],
+  ['arm_5ffir_5flattice_5fq15',['arm_fir_lattice_q15',['../group__FIR__Lattice.html#gabb0ab07fd313b4d863070c3ddca51542',1,'arm_fir_lattice_q15(const arm_fir_lattice_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_lattice_q15.c'],['../group__FIR__Lattice.html#gabb0ab07fd313b4d863070c3ddca51542',1,'arm_fir_lattice_q15(const arm_fir_lattice_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_lattice_q15.c']]],
+  ['arm_5ffir_5flattice_5fq15_2ec',['arm_fir_lattice_q15.c',['../arm__fir__lattice__q15_8c.html',1,'']]],
+  ['arm_5ffir_5flattice_5fq31',['arm_fir_lattice_q31',['../group__FIR__Lattice.html#ga2e36fd210e4a1a5dd333ce80dd6d9a88',1,'arm_fir_lattice_q31(const arm_fir_lattice_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_lattice_q31.c'],['../group__FIR__Lattice.html#ga2e36fd210e4a1a5dd333ce80dd6d9a88',1,'arm_fir_lattice_q31(const arm_fir_lattice_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_lattice_q31.c']]],
+  ['arm_5ffir_5flattice_5fq31_2ec',['arm_fir_lattice_q31.c',['../arm__fir__lattice__q31_8c.html',1,'']]],
+  ['arm_5ffir_5fq15',['arm_fir_q15',['../group__FIR.html#ga262d173058d6f80fdf60404ba262a8f5',1,'arm_fir_q15(const arm_fir_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_q15.c'],['../group__FIR.html#ga262d173058d6f80fdf60404ba262a8f5',1,'arm_fir_q15(const arm_fir_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_q15.c']]],
+  ['arm_5ffir_5fq15_2ec',['arm_fir_q15.c',['../arm__fir__q15_8c.html',1,'']]],
+  ['arm_5ffir_5fq31',['arm_fir_q31',['../group__FIR.html#gaadd938c68ab08967cbb5fc696f384bb5',1,'arm_fir_q31(const arm_fir_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_q31.c'],['../group__FIR.html#gaadd938c68ab08967cbb5fc696f384bb5',1,'arm_fir_q31(const arm_fir_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_q31.c']]],
+  ['arm_5ffir_5fq31_2ec',['arm_fir_q31.c',['../arm__fir__q31_8c.html',1,'']]],
+  ['arm_5ffir_5fq7',['arm_fir_q7',['../group__FIR.html#ga31c91a0bf0962327ef8f626fae68ea32',1,'arm_fir_q7(const arm_fir_instance_q7 *S, q7_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_fir_q7.c'],['../group__FIR.html#ga31c91a0bf0962327ef8f626fae68ea32',1,'arm_fir_q7(const arm_fir_instance_q7 *S, q7_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_fir_q7.c']]],
+  ['arm_5ffir_5fq7_2ec',['arm_fir_q7.c',['../arm__fir__q7_8c.html',1,'']]],
+  ['arm_5ffir_5fsparse_5ff32',['arm_fir_sparse_f32',['../group__FIR__Sparse.html#ga23a9284de5ee39406713b91d18ac8838',1,'arm_fir_sparse_f32(arm_fir_sparse_instance_f32 *S, float32_t *pSrc, float32_t *pDst, float32_t *pScratchIn, uint32_t blockSize): arm_fir_sparse_f32.c'],['../group__FIR__Sparse.html#ga23a9284de5ee39406713b91d18ac8838',1,'arm_fir_sparse_f32(arm_fir_sparse_instance_f32 *S, float32_t *pSrc, float32_t *pDst, float32_t *pScratchIn, uint32_t blockSize): arm_fir_sparse_f32.c']]],
+  ['arm_5ffir_5fsparse_5ff32_2ec',['arm_fir_sparse_f32.c',['../arm__fir__sparse__f32_8c.html',1,'']]],
+  ['arm_5ffir_5fsparse_5finit_5ff32',['arm_fir_sparse_init_f32',['../group__FIR__Sparse.html#ga86378a08a9d9e1e0e5de77843b34d396',1,'arm_fir_sparse_init_f32(arm_fir_sparse_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize): arm_fir_sparse_init_f32.c'],['../group__FIR__Sparse.html#ga86378a08a9d9e1e0e5de77843b34d396',1,'arm_fir_sparse_init_f32(arm_fir_sparse_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize): arm_fir_sparse_init_f32.c']]],
+  ['arm_5ffir_5fsparse_5finit_5ff32_2ec',['arm_fir_sparse_init_f32.c',['../arm__fir__sparse__init__f32_8c.html',1,'']]],
+  ['arm_5ffir_5fsparse_5finit_5fq15',['arm_fir_sparse_init_q15',['../group__FIR__Sparse.html#ga5eaa80bf72bcccef5a2c5fc6648d1baa',1,'arm_fir_sparse_init_q15(arm_fir_sparse_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize): arm_fir_sparse_init_q15.c'],['../group__FIR__Sparse.html#ga5eaa80bf72bcccef5a2c5fc6648d1baa',1,'arm_fir_sparse_init_q15(arm_fir_sparse_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize): arm_fir_sparse_init_q15.c']]],
+  ['arm_5ffir_5fsparse_5finit_5fq15_2ec',['arm_fir_sparse_init_q15.c',['../arm__fir__sparse__init__q15_8c.html',1,'']]],
+  ['arm_5ffir_5fsparse_5finit_5fq31',['arm_fir_sparse_init_q31',['../group__FIR__Sparse.html#ga9a0bb2134bc85d3e55c6be6d946ee634',1,'arm_fir_sparse_init_q31(arm_fir_sparse_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize): arm_fir_sparse_init_q31.c'],['../group__FIR__Sparse.html#ga9a0bb2134bc85d3e55c6be6d946ee634',1,'arm_fir_sparse_init_q31(arm_fir_sparse_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize): arm_fir_sparse_init_q31.c']]],
+  ['arm_5ffir_5fsparse_5finit_5fq31_2ec',['arm_fir_sparse_init_q31.c',['../arm__fir__sparse__init__q31_8c.html',1,'']]],
+  ['arm_5ffir_5fsparse_5finit_5fq7',['arm_fir_sparse_init_q7',['../group__FIR__Sparse.html#ga98f5c1a097d4572ce4ff3b0c58ebcdbd',1,'arm_fir_sparse_init_q7(arm_fir_sparse_instance_q7 *S, uint16_t numTaps, q7_t *pCoeffs, q7_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize): arm_fir_sparse_init_q7.c'],['../group__FIR__Sparse.html#ga98f5c1a097d4572ce4ff3b0c58ebcdbd',1,'arm_fir_sparse_init_q7(arm_fir_sparse_instance_q7 *S, uint16_t numTaps, q7_t *pCoeffs, q7_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize): arm_fir_sparse_init_q7.c']]],
+  ['arm_5ffir_5fsparse_5finit_5fq7_2ec',['arm_fir_sparse_init_q7.c',['../arm__fir__sparse__init__q7_8c.html',1,'']]],
+  ['arm_5ffir_5fsparse_5finstance_5ff32',['arm_fir_sparse_instance_f32',['../structarm__fir__sparse__instance__f32.html',1,'']]],
+  ['arm_5ffir_5fsparse_5finstance_5fq15',['arm_fir_sparse_instance_q15',['../structarm__fir__sparse__instance__q15.html',1,'']]],
+  ['arm_5ffir_5fsparse_5finstance_5fq31',['arm_fir_sparse_instance_q31',['../structarm__fir__sparse__instance__q31.html',1,'']]],
+  ['arm_5ffir_5fsparse_5finstance_5fq7',['arm_fir_sparse_instance_q7',['../structarm__fir__sparse__instance__q7.html',1,'']]],
+  ['arm_5ffir_5fsparse_5fq15',['arm_fir_sparse_q15',['../group__FIR__Sparse.html#ga2bffda2e156e72427e19276cd9c3d3cc',1,'arm_fir_sparse_q15(arm_fir_sparse_instance_q15 *S, q15_t *pSrc, q15_t *pDst, q15_t *pScratchIn, q31_t *pScratchOut, uint32_t blockSize): arm_fir_sparse_q15.c'],['../group__FIR__Sparse.html#ga2bffda2e156e72427e19276cd9c3d3cc',1,'arm_fir_sparse_q15(arm_fir_sparse_instance_q15 *S, q15_t *pSrc, q15_t *pDst, q15_t *pScratchIn, q31_t *pScratchOut, uint32_t blockSize): arm_fir_sparse_q15.c']]],
+  ['arm_5ffir_5fsparse_5fq15_2ec',['arm_fir_sparse_q15.c',['../arm__fir__sparse__q15_8c.html',1,'']]],
+  ['arm_5ffir_5fsparse_5fq31',['arm_fir_sparse_q31',['../group__FIR__Sparse.html#ga03e9c2f0f35ad67d20bac66be9f920ec',1,'arm_fir_sparse_q31(arm_fir_sparse_instance_q31 *S, q31_t *pSrc, q31_t *pDst, q31_t *pScratchIn, uint32_t blockSize): arm_fir_sparse_q31.c'],['../group__FIR__Sparse.html#ga03e9c2f0f35ad67d20bac66be9f920ec',1,'arm_fir_sparse_q31(arm_fir_sparse_instance_q31 *S, q31_t *pSrc, q31_t *pDst, q31_t *pScratchIn, uint32_t blockSize): arm_fir_sparse_q31.c']]],
+  ['arm_5ffir_5fsparse_5fq31_2ec',['arm_fir_sparse_q31.c',['../arm__fir__sparse__q31_8c.html',1,'']]],
+  ['arm_5ffir_5fsparse_5fq7',['arm_fir_sparse_q7',['../group__FIR__Sparse.html#gae86c145efc2d9ec32dc6d8c1ad2ccb3c',1,'arm_fir_sparse_q7(arm_fir_sparse_instance_q7 *S, q7_t *pSrc, q7_t *pDst, q7_t *pScratchIn, q31_t *pScratchOut, uint32_t blockSize): arm_fir_sparse_q7.c'],['../group__FIR__Sparse.html#gae86c145efc2d9ec32dc6d8c1ad2ccb3c',1,'arm_fir_sparse_q7(arm_fir_sparse_instance_q7 *S, q7_t *pSrc, q7_t *pDst, q7_t *pScratchIn, q31_t *pScratchOut, uint32_t blockSize): arm_fir_sparse_q7.c']]],
+  ['arm_5ffir_5fsparse_5fq7_2ec',['arm_fir_sparse_q7.c',['../arm__fir__sparse__q7_8c.html',1,'']]],
+  ['arm_5ffloat_5fto_5fq12_5f20',['arm_float_to_q12_20',['../arm__convolution__example_2math__helper_8c.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c']]],
+  ['arm_5ffloat_5fto_5fq14',['arm_float_to_q14',['../arm__convolution__example_2math__helper_8c.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c']]],
+  ['arm_5ffloat_5fto_5fq15',['arm_float_to_q15',['../group__float__to__x.html#ga215456e35a18db86882e1d3f0d24e1f2',1,'arm_float_to_q15(float32_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_float_to_q15.c'],['../group__float__to__x.html#ga215456e35a18db86882e1d3f0d24e1f2',1,'arm_float_to_q15(float32_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_float_to_q15.c']]],
+  ['arm_5ffloat_5fto_5fq15_2ec',['arm_float_to_q15.c',['../arm__float__to__q15_8c.html',1,'']]],
+  ['arm_5ffloat_5fto_5fq28',['arm_float_to_q28',['../arm__convolution__example_2math__helper_8c.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c']]],
+  ['arm_5ffloat_5fto_5fq29',['arm_float_to_q29',['../arm__convolution__example_2math__helper_8c.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c']]],
+  ['arm_5ffloat_5fto_5fq30',['arm_float_to_q30',['../arm__convolution__example_2math__helper_8c.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c']]],
+  ['arm_5ffloat_5fto_5fq31',['arm_float_to_q31',['../group__float__to__x.html#ga177704107f94564e9abe4daaa36f4554',1,'arm_float_to_q31(float32_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_float_to_q31.c'],['../group__float__to__x.html#ga177704107f94564e9abe4daaa36f4554',1,'arm_float_to_q31(float32_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_float_to_q31.c']]],
+  ['arm_5ffloat_5fto_5fq31_2ec',['arm_float_to_q31.c',['../arm__float__to__q31_8c.html',1,'']]],
+  ['arm_5ffloat_5fto_5fq7',['arm_float_to_q7',['../group__float__to__x.html#ga44a393818cdee8dce80f2d66add25411',1,'arm_float_to_q7(float32_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_float_to_q7.c'],['../group__float__to__x.html#ga44a393818cdee8dce80f2d66add25411',1,'arm_float_to_q7(float32_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_float_to_q7.c']]],
+  ['arm_5ffloat_5fto_5fq7_2ec',['arm_float_to_q7.c',['../arm__float__to__q7_8c.html',1,'']]],
+  ['arm_5fgraphic_5fequalizer_5fdata_2ec',['arm_graphic_equalizer_data.c',['../arm__graphic__equalizer__data_8c.html',1,'']]],
+  ['arm_5fgraphic_5fequalizer_5fexample_5fq31_2ec',['arm_graphic_equalizer_example_q31.c',['../arm__graphic__equalizer__example__q31_8c.html',1,'']]],
+  ['arm_5fiir_5flattice_5ff32',['arm_iir_lattice_f32',['../group__IIR__Lattice.html#ga56164a0fe48619b8ceec160347bdd2ff',1,'arm_iir_lattice_f32(const arm_iir_lattice_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_iir_lattice_f32.c'],['../group__IIR__Lattice.html#ga56164a0fe48619b8ceec160347bdd2ff',1,'arm_iir_lattice_f32(const arm_iir_lattice_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_iir_lattice_f32.c']]],
+  ['arm_5fiir_5flattice_5ff32_2ec',['arm_iir_lattice_f32.c',['../arm__iir__lattice__f32_8c.html',1,'']]],
+  ['arm_5fiir_5flattice_5finit_5ff32',['arm_iir_lattice_init_f32',['../group__IIR__Lattice.html#gaed3b0230bb77439dc902daa625985e04',1,'arm_iir_lattice_init_f32(arm_iir_lattice_instance_f32 *S, uint16_t numStages, float32_t *pkCoeffs, float32_t *pvCoeffs, float32_t *pState, uint32_t blockSize): arm_iir_lattice_init_f32.c'],['../group__IIR__Lattice.html#gaed3b0230bb77439dc902daa625985e04',1,'arm_iir_lattice_init_f32(arm_iir_lattice_instance_f32 *S, uint16_t numStages, float32_t *pkCoeffs, float32_t *pvCoeffs, float32_t *pState, uint32_t blockSize): arm_iir_lattice_init_f32.c']]],
+  ['arm_5fiir_5flattice_5finit_5ff32_2ec',['arm_iir_lattice_init_f32.c',['../arm__iir__lattice__init__f32_8c.html',1,'']]],
+  ['arm_5fiir_5flattice_5finit_5fq15',['arm_iir_lattice_init_q15',['../group__IIR__Lattice.html#ga1f4bc2dd3d5641e96815d3a5aad58998',1,'arm_iir_lattice_init_q15(arm_iir_lattice_instance_q15 *S, uint16_t numStages, q15_t *pkCoeffs, q15_t *pvCoeffs, q15_t *pState, uint32_t blockSize): arm_iir_lattice_init_q15.c'],['../group__IIR__Lattice.html#ga1f4bc2dd3d5641e96815d3a5aad58998',1,'arm_iir_lattice_init_q15(arm_iir_lattice_instance_q15 *S, uint16_t numStages, q15_t *pkCoeffs, q15_t *pvCoeffs, q15_t *pState, uint32_t blockSize): arm_iir_lattice_init_q15.c']]],
+  ['arm_5fiir_5flattice_5finit_5fq15_2ec',['arm_iir_lattice_init_q15.c',['../arm__iir__lattice__init__q15_8c.html',1,'']]],
+  ['arm_5fiir_5flattice_5finit_5fq31',['arm_iir_lattice_init_q31',['../group__IIR__Lattice.html#gab686c14175581797d9c3ad7bf1d5cc1e',1,'arm_iir_lattice_init_q31(arm_iir_lattice_instance_q31 *S, uint16_t numStages, q31_t *pkCoeffs, q31_t *pvCoeffs, q31_t *pState, uint32_t blockSize): arm_iir_lattice_init_q31.c'],['../group__IIR__Lattice.html#gab686c14175581797d9c3ad7bf1d5cc1e',1,'arm_iir_lattice_init_q31(arm_iir_lattice_instance_q31 *S, uint16_t numStages, q31_t *pkCoeffs, q31_t *pvCoeffs, q31_t *pState, uint32_t blockSize): arm_iir_lattice_init_q31.c']]],
+  ['arm_5fiir_5flattice_5finit_5fq31_2ec',['arm_iir_lattice_init_q31.c',['../arm__iir__lattice__init__q31_8c.html',1,'']]],
+  ['arm_5fiir_5flattice_5finstance_5ff32',['arm_iir_lattice_instance_f32',['../structarm__iir__lattice__instance__f32.html',1,'']]],
+  ['arm_5fiir_5flattice_5finstance_5fq15',['arm_iir_lattice_instance_q15',['../structarm__iir__lattice__instance__q15.html',1,'']]],
+  ['arm_5fiir_5flattice_5finstance_5fq31',['arm_iir_lattice_instance_q31',['../structarm__iir__lattice__instance__q31.html',1,'']]],
+  ['arm_5fiir_5flattice_5fq15',['arm_iir_lattice_q15',['../group__IIR__Lattice.html#gaeb9e9599a288832ed123183eaa8b294a',1,'arm_iir_lattice_q15(const arm_iir_lattice_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_iir_lattice_q15.c'],['../group__IIR__Lattice.html#gaeb9e9599a288832ed123183eaa8b294a',1,'arm_iir_lattice_q15(const arm_iir_lattice_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_iir_lattice_q15.c']]],
+  ['arm_5fiir_5flattice_5fq15_2ec',['arm_iir_lattice_q15.c',['../arm__iir__lattice__q15_8c.html',1,'']]],
+  ['arm_5fiir_5flattice_5fq31',['arm_iir_lattice_q31',['../group__IIR__Lattice.html#ga123b26fa9156cd8d3622dd85931741ed',1,'arm_iir_lattice_q31(const arm_iir_lattice_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_iir_lattice_q31.c'],['../group__IIR__Lattice.html#ga123b26fa9156cd8d3622dd85931741ed',1,'arm_iir_lattice_q31(const arm_iir_lattice_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_iir_lattice_q31.c']]],
+  ['arm_5fiir_5flattice_5fq31_2ec',['arm_iir_lattice_q31.c',['../arm__iir__lattice__q31_8c.html',1,'']]],
+  ['arm_5finv_5fclarke_5ff32',['arm_inv_clarke_f32',['../group__inv__clarke.html#ga945eb24e625a57c7c3be8a6e655646e3',1,'arm_math.h']]],
+  ['arm_5finv_5fclarke_5fq31',['arm_inv_clarke_q31',['../group__inv__clarke.html#ga50768ebd8b71e8988dbb804cc03a742d',1,'arm_math.h']]],
+  ['arm_5finv_5fpark_5ff32',['arm_inv_park_f32',['../group__inv__park.html#ga7ca3a87a0954ed8c9ed5a2e6f1c64f30',1,'arm_math.h']]],
+  ['arm_5finv_5fpark_5fq31',['arm_inv_park_q31',['../group__inv__park.html#ga6e00d7320aa4a85686716af8b763e08a',1,'arm_math.h']]],
+  ['arm_5flinear_5finterep_5ftable',['arm_linear_interep_table',['../arm__linear__interp__data_8c.html#a1a5a6c95f39221fcf8129fe478f54696',1,'arm_linear_interep_table(): arm_linear_interp_data.c'],['../arm__linear__interp__example__f32_8c.html#a1a5a6c95f39221fcf8129fe478f54696',1,'arm_linear_interep_table(): arm_linear_interp_data.c']]],
+  ['arm_5flinear_5finterp_5fdata_2ec',['arm_linear_interp_data.c',['../arm__linear__interp__data_8c.html',1,'']]],
+  ['arm_5flinear_5finterp_5fexample_5ff32_2ec',['arm_linear_interp_example_f32.c',['../arm__linear__interp__example__f32_8c.html',1,'']]],
+  ['arm_5flinear_5finterp_5ff32',['arm_linear_interp_f32',['../group__LinearInterpolate.html#ga790bbc697724ee432f840cfebbbae1f4',1,'arm_math.h']]],
+  ['arm_5flinear_5finterp_5finstance_5ff32',['arm_linear_interp_instance_f32',['../structarm__linear__interp__instance__f32.html',1,'']]],
+  ['arm_5flinear_5finterp_5fq15',['arm_linear_interp_q15',['../group__LinearInterpolate.html#ga7e5d633c26edd82e009517cd2347fb00',1,'arm_math.h']]],
+  ['arm_5flinear_5finterp_5fq31',['arm_linear_interp_q31',['../group__LinearInterpolate.html#gaad59cea673ab358888075b040bacc71f',1,'arm_math.h']]],
+  ['arm_5flinear_5finterp_5fq7',['arm_linear_interp_q7',['../group__LinearInterpolate.html#gaab750789ec9230e65c3bf544029d246f',1,'arm_math.h']]],
+  ['arm_5flms_5ff32',['arm_lms_f32',['../group__LMS.html#gae266d009e682180421601627c79a3843',1,'arm_lms_f32(const arm_lms_instance_f32 *S, float32_t *pSrc, float32_t *pRef, float32_t *pOut, float32_t *pErr, uint32_t blockSize): arm_lms_f32.c'],['../group__LMS.html#gae266d009e682180421601627c79a3843',1,'arm_lms_f32(const arm_lms_instance_f32 *S, float32_t *pSrc, float32_t *pRef, float32_t *pOut, float32_t *pErr, uint32_t blockSize): arm_lms_f32.c']]],
+  ['arm_5flms_5ff32_2ec',['arm_lms_f32.c',['../arm__lms__f32_8c.html',1,'']]],
+  ['arm_5flms_5finit_5ff32',['arm_lms_init_f32',['../group__LMS.html#ga9fc7adca0966ff2cec1746fca8364cee',1,'arm_lms_init_f32(arm_lms_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, float32_t mu, uint32_t blockSize): arm_lms_init_f32.c'],['../group__LMS.html#ga9fc7adca0966ff2cec1746fca8364cee',1,'arm_lms_init_f32(arm_lms_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, float32_t mu, uint32_t blockSize): arm_lms_init_f32.c']]],
+  ['arm_5flms_5finit_5ff32_2ec',['arm_lms_init_f32.c',['../arm__lms__init__f32_8c.html',1,'']]],
+  ['arm_5flms_5finit_5fq15',['arm_lms_init_q15',['../group__LMS.html#ga9544cc26f18cd4465cfbed371be822b3',1,'arm_lms_init_q15(arm_lms_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, q15_t mu, uint32_t blockSize, uint32_t postShift): arm_lms_init_q15.c'],['../group__LMS.html#ga9544cc26f18cd4465cfbed371be822b3',1,'arm_lms_init_q15(arm_lms_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, q15_t mu, uint32_t blockSize, uint32_t postShift): arm_lms_init_q15.c']]],
+  ['arm_5flms_5finit_5fq15_2ec',['arm_lms_init_q15.c',['../arm__lms__init__q15_8c.html',1,'']]],
+  ['arm_5flms_5finit_5fq31',['arm_lms_init_q31',['../group__LMS.html#ga8d4bc251169f4b102355097a9f7530d6',1,'arm_lms_init_q31(arm_lms_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, q31_t mu, uint32_t blockSize, uint32_t postShift): arm_lms_init_q31.c'],['../group__LMS.html#ga8d4bc251169f4b102355097a9f7530d6',1,'arm_lms_init_q31(arm_lms_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, q31_t mu, uint32_t blockSize, uint32_t postShift): arm_lms_init_q31.c']]],
+  ['arm_5flms_5finit_5fq31_2ec',['arm_lms_init_q31.c',['../arm__lms__init__q31_8c.html',1,'']]],
+  ['arm_5flms_5finstance_5ff32',['arm_lms_instance_f32',['../structarm__lms__instance__f32.html',1,'']]],
+  ['arm_5flms_5finstance_5fq15',['arm_lms_instance_q15',['../structarm__lms__instance__q15.html',1,'']]],
+  ['arm_5flms_5finstance_5fq31',['arm_lms_instance_q31',['../structarm__lms__instance__q31.html',1,'']]],
+  ['arm_5flms_5fnorm_5ff32',['arm_lms_norm_f32',['../group__LMS__NORM.html#ga2418c929087c6eba719758eaae3f3300',1,'arm_lms_norm_f32(arm_lms_norm_instance_f32 *S, float32_t *pSrc, float32_t *pRef, float32_t *pOut, float32_t *pErr, uint32_t blockSize): arm_lms_norm_f32.c'],['../group__LMS__NORM.html#ga2418c929087c6eba719758eaae3f3300',1,'arm_lms_norm_f32(arm_lms_norm_instance_f32 *S, float32_t *pSrc, float32_t *pRef, float32_t *pOut, float32_t *pErr, uint32_t blockSize): arm_lms_norm_f32.c']]],
+  ['arm_5flms_5fnorm_5ff32_2ec',['arm_lms_norm_f32.c',['../arm__lms__norm__f32_8c.html',1,'']]],
+  ['arm_5flms_5fnorm_5finit_5ff32',['arm_lms_norm_init_f32',['../group__LMS__NORM.html#gac7ccbaea863882056eee815456464670',1,'arm_lms_norm_init_f32(arm_lms_norm_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, float32_t mu, uint32_t blockSize): arm_lms_norm_init_f32.c'],['../group__LMS__NORM.html#gac7ccbaea863882056eee815456464670',1,'arm_lms_norm_init_f32(arm_lms_norm_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, float32_t mu, uint32_t blockSize): arm_lms_norm_init_f32.c']]],
+  ['arm_5flms_5fnorm_5finit_5ff32_2ec',['arm_lms_norm_init_f32.c',['../arm__lms__norm__init__f32_8c.html',1,'']]],
+  ['arm_5flms_5fnorm_5finit_5fq15',['arm_lms_norm_init_q15',['../group__LMS__NORM.html#ga213ab1ee2e154cc2fa30d667b1994b89',1,'arm_lms_norm_init_q15(arm_lms_norm_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, q15_t mu, uint32_t blockSize, uint8_t postShift): arm_lms_norm_init_q15.c'],['../group__LMS__NORM.html#ga213ab1ee2e154cc2fa30d667b1994b89',1,'arm_lms_norm_init_q15(arm_lms_norm_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, q15_t mu, uint32_t blockSize, uint8_t postShift): arm_lms_norm_init_q15.c']]],
+  ['arm_5flms_5fnorm_5finit_5fq15_2ec',['arm_lms_norm_init_q15.c',['../arm__lms__norm__init__q15_8c.html',1,'']]],
+  ['arm_5flms_5fnorm_5finit_5fq31',['arm_lms_norm_init_q31',['../group__LMS__NORM.html#ga1d9659dbbea4c89a7a9d14d5fc0dd490',1,'arm_lms_norm_init_q31(arm_lms_norm_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, q31_t mu, uint32_t blockSize, uint8_t postShift): arm_lms_norm_init_q31.c'],['../group__LMS__NORM.html#ga1d9659dbbea4c89a7a9d14d5fc0dd490',1,'arm_lms_norm_init_q31(arm_lms_norm_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, q31_t mu, uint32_t blockSize, uint8_t postShift): arm_lms_norm_init_q31.c']]],
+  ['arm_5flms_5fnorm_5finit_5fq31_2ec',['arm_lms_norm_init_q31.c',['../arm__lms__norm__init__q31_8c.html',1,'']]],
+  ['arm_5flms_5fnorm_5finstance_5ff32',['arm_lms_norm_instance_f32',['../structarm__lms__norm__instance__f32.html',1,'']]],
+  ['arm_5flms_5fnorm_5finstance_5fq15',['arm_lms_norm_instance_q15',['../structarm__lms__norm__instance__q15.html',1,'']]],
+  ['arm_5flms_5fnorm_5finstance_5fq31',['arm_lms_norm_instance_q31',['../structarm__lms__norm__instance__q31.html',1,'']]],
+  ['arm_5flms_5fnorm_5fq15',['arm_lms_norm_q15',['../group__LMS__NORM.html#gad47486a399dedb0bc85a5990ec5cf981',1,'arm_lms_norm_q15(arm_lms_norm_instance_q15 *S, q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize): arm_lms_norm_q15.c'],['../group__LMS__NORM.html#gad47486a399dedb0bc85a5990ec5cf981',1,'arm_lms_norm_q15(arm_lms_norm_instance_q15 *S, q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize): arm_lms_norm_q15.c']]],
+  ['arm_5flms_5fnorm_5fq15_2ec',['arm_lms_norm_q15.c',['../arm__lms__norm__q15_8c.html',1,'']]],
+  ['arm_5flms_5fnorm_5fq31',['arm_lms_norm_q31',['../group__LMS__NORM.html#ga7128775e99817c183a7d7ad34e8b6e05',1,'arm_lms_norm_q31(arm_lms_norm_instance_q31 *S, q31_t *pSrc, q31_t *pRef, q31_t *pOut, q31_t *pErr, uint32_t blockSize): arm_lms_norm_q31.c'],['../group__LMS__NORM.html#ga7128775e99817c183a7d7ad34e8b6e05',1,'arm_lms_norm_q31(arm_lms_norm_instance_q31 *S, q31_t *pSrc, q31_t *pRef, q31_t *pOut, q31_t *pErr, uint32_t blockSize): arm_lms_norm_q31.c']]],
+  ['arm_5flms_5fnorm_5fq31_2ec',['arm_lms_norm_q31.c',['../arm__lms__norm__q31_8c.html',1,'']]],
+  ['arm_5flms_5fq15',['arm_lms_q15',['../group__LMS.html#gacde16c17eb75979f81b34e2e2a58c7ac',1,'arm_lms_q15(const arm_lms_instance_q15 *S, q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize): arm_lms_q15.c'],['../group__LMS.html#gacde16c17eb75979f81b34e2e2a58c7ac',1,'arm_lms_q15(const arm_lms_instance_q15 *S, q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize): arm_lms_q15.c']]],
+  ['arm_5flms_5fq15_2ec',['arm_lms_q15.c',['../arm__lms__q15_8c.html',1,'']]],
+  ['arm_5flms_5fq31',['arm_lms_q31',['../group__LMS.html#ga6a0abfe6041253a6f91c63b383a64257',1,'arm_lms_q31(const arm_lms_instance_q31 *S, q31_t *pSrc, q31_t *pRef, q31_t *pOut, q31_t *pErr, uint32_t blockSize): arm_lms_q31.c'],['../group__LMS.html#ga6a0abfe6041253a6f91c63b383a64257',1,'arm_lms_q31(const arm_lms_instance_q31 *S, q31_t *pSrc, q31_t *pRef, q31_t *pOut, q31_t *pErr, uint32_t blockSize): arm_lms_q31.c']]],
+  ['arm_5flms_5fq31_2ec',['arm_lms_q31.c',['../arm__lms__q31_8c.html',1,'']]],
+  ['arm_5fmat_5fadd_5ff32',['arm_mat_add_f32',['../group__MatrixAdd.html#ga04bbf64a5f9c9e57dd1efb26a768aba1',1,'arm_mat_add_f32(const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst): arm_mat_add_f32.c'],['../group__MatrixAdd.html#ga04bbf64a5f9c9e57dd1efb26a768aba1',1,'arm_mat_add_f32(const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst): arm_mat_add_f32.c']]],
+  ['arm_5fmat_5fadd_5ff32_2ec',['arm_mat_add_f32.c',['../arm__mat__add__f32_8c.html',1,'']]],
+  ['arm_5fmat_5fadd_5fq15',['arm_mat_add_q15',['../group__MatrixAdd.html#ga147e90b7c12a162735ab8824127a33ee',1,'arm_mat_add_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst): arm_mat_add_q15.c'],['../group__MatrixAdd.html#ga147e90b7c12a162735ab8824127a33ee',1,'arm_mat_add_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst): arm_mat_add_q15.c']]],
+  ['arm_5fmat_5fadd_5fq15_2ec',['arm_mat_add_q15.c',['../arm__mat__add__q15_8c.html',1,'']]],
+  ['arm_5fmat_5fadd_5fq31',['arm_mat_add_q31',['../group__MatrixAdd.html#ga7d9d7d81a0832a17b831aad1e4a5dc16',1,'arm_mat_add_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_add_q31.c'],['../group__MatrixAdd.html#ga7d9d7d81a0832a17b831aad1e4a5dc16',1,'arm_mat_add_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_add_q31.c']]],
+  ['arm_5fmat_5fadd_5fq31_2ec',['arm_mat_add_q31.c',['../arm__mat__add__q31_8c.html',1,'']]],
+  ['arm_5fmat_5fcmplx_5fmult_5ff32',['arm_mat_cmplx_mult_f32',['../group__CmplxMatrixMult.html#ga1adb839ac84445b8c2f04efa43faef35',1,'arm_mat_cmplx_mult_f32(const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst): arm_mat_cmplx_mult_f32.c'],['../group__CmplxMatrixMult.html#ga1adb839ac84445b8c2f04efa43faef35',1,'arm_mat_cmplx_mult_f32(const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst): arm_mat_cmplx_mult_f32.c']]],
+  ['arm_5fmat_5fcmplx_5fmult_5ff32_2ec',['arm_mat_cmplx_mult_f32.c',['../arm__mat__cmplx__mult__f32_8c.html',1,'']]],
+  ['arm_5fmat_5fcmplx_5fmult_5fq15',['arm_mat_cmplx_mult_q15',['../group__CmplxMatrixMult.html#ga63066615e7d6f6a44f4358725092419e',1,'arm_mat_cmplx_mult_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pScratch): arm_mat_cmplx_mult_q15.c'],['../group__CmplxMatrixMult.html#ga63066615e7d6f6a44f4358725092419e',1,'arm_mat_cmplx_mult_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pScratch): arm_mat_cmplx_mult_q15.c']]],
+  ['arm_5fmat_5fcmplx_5fmult_5fq15_2ec',['arm_mat_cmplx_mult_q15.c',['../arm__mat__cmplx__mult__q15_8c.html',1,'']]],
+  ['arm_5fmat_5fcmplx_5fmult_5fq31',['arm_mat_cmplx_mult_q31',['../group__CmplxMatrixMult.html#gaaf3c0b171ca8412c77bab9fa90804737',1,'arm_mat_cmplx_mult_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_cmplx_mult_q31.c'],['../group__CmplxMatrixMult.html#gaaf3c0b171ca8412c77bab9fa90804737',1,'arm_mat_cmplx_mult_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_cmplx_mult_q31.c']]],
+  ['arm_5fmat_5fcmplx_5fmult_5fq31_2ec',['arm_mat_cmplx_mult_q31.c',['../arm__mat__cmplx__mult__q31_8c.html',1,'']]],
+  ['arm_5fmat_5finit_5ff32',['arm_mat_init_f32',['../group__MatrixInit.html#ga11e3dc41592a6401c13182fef9416a27',1,'arm_mat_init_f32(arm_matrix_instance_f32 *S, uint16_t nRows, uint16_t nColumns, float32_t *pData): arm_mat_init_f32.c'],['../group__MatrixInit.html#ga11e3dc41592a6401c13182fef9416a27',1,'arm_mat_init_f32(arm_matrix_instance_f32 *S, uint16_t nRows, uint16_t nColumns, float32_t *pData): arm_mat_init_f32.c']]],
+  ['arm_5fmat_5finit_5ff32_2ec',['arm_mat_init_f32.c',['../arm__mat__init__f32_8c.html',1,'']]],
+  ['arm_5fmat_5finit_5fq15',['arm_mat_init_q15',['../group__MatrixInit.html#ga31a7c2b991803d49719393eb2d53dc26',1,'arm_mat_init_q15(arm_matrix_instance_q15 *S, uint16_t nRows, uint16_t nColumns, q15_t *pData): arm_mat_init_q15.c'],['../group__MatrixInit.html#ga31a7c2b991803d49719393eb2d53dc26',1,'arm_mat_init_q15(arm_matrix_instance_q15 *S, uint16_t nRows, uint16_t nColumns, q15_t *pData): arm_mat_init_q15.c']]],
+  ['arm_5fmat_5finit_5fq15_2ec',['arm_mat_init_q15.c',['../arm__mat__init__q15_8c.html',1,'']]],
+  ['arm_5fmat_5finit_5fq31',['arm_mat_init_q31',['../group__MatrixInit.html#ga48a5e5d37e1f062cc57fcfaf683343cc',1,'arm_mat_init_q31(arm_matrix_instance_q31 *S, uint16_t nRows, uint16_t nColumns, q31_t *pData): arm_mat_init_q31.c'],['../group__MatrixInit.html#ga48a5e5d37e1f062cc57fcfaf683343cc',1,'arm_mat_init_q31(arm_matrix_instance_q31 *S, uint16_t nRows, uint16_t nColumns, q31_t *pData): arm_mat_init_q31.c']]],
+  ['arm_5fmat_5finit_5fq31_2ec',['arm_mat_init_q31.c',['../arm__mat__init__q31_8c.html',1,'']]],
+  ['arm_5fmat_5finverse_5ff32',['arm_mat_inverse_f32',['../group__MatrixInv.html#ga542be7aabbf7a2297a4b62cf212910e3',1,'arm_mat_inverse_f32(const arm_matrix_instance_f32 *src, arm_matrix_instance_f32 *dst): arm_mat_inverse_f32.c'],['../group__MatrixInv.html#ga542be7aabbf7a2297a4b62cf212910e3',1,'arm_mat_inverse_f32(const arm_matrix_instance_f32 *pSrc, arm_matrix_instance_f32 *pDst): arm_mat_inverse_f32.c']]],
+  ['arm_5fmat_5finverse_5ff32_2ec',['arm_mat_inverse_f32.c',['../arm__mat__inverse__f32_8c.html',1,'']]],
+  ['arm_5fmat_5finverse_5ff64',['arm_mat_inverse_f64',['../group__MatrixInv.html#gaede2367c02df083cc915ddd5d8fae838',1,'arm_mat_inverse_f64(const arm_matrix_instance_f64 *src, arm_matrix_instance_f64 *dst): arm_mat_inverse_f64.c'],['../group__MatrixInv.html#gaede2367c02df083cc915ddd5d8fae838',1,'arm_mat_inverse_f64(const arm_matrix_instance_f64 *pSrc, arm_matrix_instance_f64 *pDst): arm_mat_inverse_f64.c']]],
+  ['arm_5fmat_5finverse_5ff64_2ec',['arm_mat_inverse_f64.c',['../arm__mat__inverse__f64_8c.html',1,'']]],
+  ['arm_5fmat_5fmult_5ff32',['arm_mat_mult_f32',['../group__MatrixMult.html#ga917bf0270310c1d3f0eda1fc7c0026a0',1,'arm_mat_mult_f32(const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst): arm_mat_mult_f32.c'],['../group__MatrixMult.html#ga917bf0270310c1d3f0eda1fc7c0026a0',1,'arm_mat_mult_f32(const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst): arm_mat_mult_f32.c']]],
+  ['arm_5fmat_5fmult_5ff32_2ec',['arm_mat_mult_f32.c',['../arm__mat__mult__f32_8c.html',1,'']]],
+  ['arm_5fmat_5fmult_5ffast_5fq15',['arm_mat_mult_fast_q15',['../group__MatrixMult.html#ga08f37d93a5bfef0c5000dc5e0a411f93',1,'arm_mat_mult_fast_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pState): arm_mat_mult_fast_q15.c'],['../group__MatrixMult.html#ga08f37d93a5bfef0c5000dc5e0a411f93',1,'arm_mat_mult_fast_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pState): arm_mat_mult_fast_q15.c']]],
+  ['arm_5fmat_5fmult_5ffast_5fq15_2ec',['arm_mat_mult_fast_q15.c',['../arm__mat__mult__fast__q15_8c.html',1,'']]],
+  ['arm_5fmat_5fmult_5ffast_5fq31',['arm_mat_mult_fast_q31',['../group__MatrixMult.html#ga2785e8c1b785348b0c439b56aaf585a3',1,'arm_mat_mult_fast_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_mult_fast_q31.c'],['../group__MatrixMult.html#ga2785e8c1b785348b0c439b56aaf585a3',1,'arm_mat_mult_fast_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_mult_fast_q31.c']]],
+  ['arm_5fmat_5fmult_5ffast_5fq31_2ec',['arm_mat_mult_fast_q31.c',['../arm__mat__mult__fast__q31_8c.html',1,'']]],
+  ['arm_5fmat_5fmult_5fq15',['arm_mat_mult_q15',['../group__MatrixMult.html#ga7521d59196189bb6dde26e8cdfb66e21',1,'arm_mat_mult_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pState): arm_mat_mult_q15.c'],['../group__MatrixMult.html#ga7521d59196189bb6dde26e8cdfb66e21',1,'arm_mat_mult_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pState): arm_mat_mult_q15.c']]],
+  ['arm_5fmat_5fmult_5fq15_2ec',['arm_mat_mult_q15.c',['../arm__mat__mult__q15_8c.html',1,'']]],
+  ['arm_5fmat_5fmult_5fq31',['arm_mat_mult_q31',['../group__MatrixMult.html#ga2ec612a8c2c4916477fb9bc1ab548a6e',1,'arm_mat_mult_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_mult_q31.c'],['../group__MatrixMult.html#ga2ec612a8c2c4916477fb9bc1ab548a6e',1,'arm_mat_mult_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_mult_q31.c']]],
+  ['arm_5fmat_5fmult_5fq31_2ec',['arm_mat_mult_q31.c',['../arm__mat__mult__q31_8c.html',1,'']]],
+  ['arm_5fmat_5fscale_5ff32',['arm_mat_scale_f32',['../group__MatrixScale.html#ga9cb4e385b18c9a0b9cbc940c1067ca12',1,'arm_mat_scale_f32(const arm_matrix_instance_f32 *pSrc, float32_t scale, arm_matrix_instance_f32 *pDst): arm_mat_scale_f32.c'],['../group__MatrixScale.html#ga9cb4e385b18c9a0b9cbc940c1067ca12',1,'arm_mat_scale_f32(const arm_matrix_instance_f32 *pSrc, float32_t scale, arm_matrix_instance_f32 *pDst): arm_mat_scale_f32.c']]],
+  ['arm_5fmat_5fscale_5ff32_2ec',['arm_mat_scale_f32.c',['../arm__mat__scale__f32_8c.html',1,'']]],
+  ['arm_5fmat_5fscale_5fq15',['arm_mat_scale_q15',['../group__MatrixScale.html#ga7521769e2cf1c3d9c4656138cd2ae2ca',1,'arm_mat_scale_q15(const arm_matrix_instance_q15 *pSrc, q15_t scaleFract, int32_t shift, arm_matrix_instance_q15 *pDst): arm_mat_scale_q15.c'],['../group__MatrixScale.html#ga7521769e2cf1c3d9c4656138cd2ae2ca',1,'arm_mat_scale_q15(const arm_matrix_instance_q15 *pSrc, q15_t scaleFract, int32_t shift, arm_matrix_instance_q15 *pDst): arm_mat_scale_q15.c']]],
+  ['arm_5fmat_5fscale_5fq15_2ec',['arm_mat_scale_q15.c',['../arm__mat__scale__q15_8c.html',1,'']]],
+  ['arm_5fmat_5fscale_5fq31',['arm_mat_scale_q31',['../group__MatrixScale.html#ga609743821ee81fa8c34c4bcdc1ed9744',1,'arm_mat_scale_q31(const arm_matrix_instance_q31 *pSrc, q31_t scaleFract, int32_t shift, arm_matrix_instance_q31 *pDst): arm_mat_scale_q31.c'],['../group__MatrixScale.html#ga609743821ee81fa8c34c4bcdc1ed9744',1,'arm_mat_scale_q31(const arm_matrix_instance_q31 *pSrc, q31_t scaleFract, int32_t shift, arm_matrix_instance_q31 *pDst): arm_mat_scale_q31.c']]],
+  ['arm_5fmat_5fscale_5fq31_2ec',['arm_mat_scale_q31.c',['../arm__mat__scale__q31_8c.html',1,'']]],
+  ['arm_5fmat_5fsub_5ff32',['arm_mat_sub_f32',['../group__MatrixSub.html#gac8b72fb70246ccfee3b372002345732c',1,'arm_mat_sub_f32(const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst): arm_mat_sub_f32.c'],['../group__MatrixSub.html#gac8b72fb70246ccfee3b372002345732c',1,'arm_mat_sub_f32(const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst): arm_mat_sub_f32.c']]],
+  ['arm_5fmat_5fsub_5ff32_2ec',['arm_mat_sub_f32.c',['../arm__mat__sub__f32_8c.html',1,'']]],
+  ['arm_5fmat_5fsub_5fq15',['arm_mat_sub_q15',['../group__MatrixSub.html#gaf647776a425b7f9dd0aca3e11d81f02f',1,'arm_mat_sub_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst): arm_mat_sub_q15.c'],['../group__MatrixSub.html#gaf647776a425b7f9dd0aca3e11d81f02f',1,'arm_mat_sub_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst): arm_mat_sub_q15.c']]],
+  ['arm_5fmat_5fsub_5fq15_2ec',['arm_mat_sub_q15.c',['../arm__mat__sub__q15_8c.html',1,'']]],
+  ['arm_5fmat_5fsub_5fq31',['arm_mat_sub_q31',['../group__MatrixSub.html#ga39f42e0e3b7f115fbb909d6ff4e1329d',1,'arm_mat_sub_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_sub_q31.c'],['../group__MatrixSub.html#ga39f42e0e3b7f115fbb909d6ff4e1329d',1,'arm_mat_sub_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_sub_q31.c']]],
+  ['arm_5fmat_5fsub_5fq31_2ec',['arm_mat_sub_q31.c',['../arm__mat__sub__q31_8c.html',1,'']]],
+  ['arm_5fmat_5ftrans_5ff32',['arm_mat_trans_f32',['../group__MatrixTrans.html#gad7dd9f108429da13d3864696ceeec789',1,'arm_mat_trans_f32(const arm_matrix_instance_f32 *pSrc, arm_matrix_instance_f32 *pDst): arm_mat_trans_f32.c'],['../group__MatrixTrans.html#gad7dd9f108429da13d3864696ceeec789',1,'arm_mat_trans_f32(const arm_matrix_instance_f32 *pSrc, arm_matrix_instance_f32 *pDst): arm_mat_trans_f32.c']]],
+  ['arm_5fmat_5ftrans_5ff32_2ec',['arm_mat_trans_f32.c',['../arm__mat__trans__f32_8c.html',1,'']]],
+  ['arm_5fmat_5ftrans_5fq15',['arm_mat_trans_q15',['../group__MatrixTrans.html#ga4f4f821cc695fd0ef9061d702e08050a',1,'arm_mat_trans_q15(const arm_matrix_instance_q15 *pSrc, arm_matrix_instance_q15 *pDst): arm_mat_trans_q15.c'],['../group__MatrixTrans.html#ga4f4f821cc695fd0ef9061d702e08050a',1,'arm_mat_trans_q15(const arm_matrix_instance_q15 *pSrc, arm_matrix_instance_q15 *pDst): arm_mat_trans_q15.c']]],
+  ['arm_5fmat_5ftrans_5fq15_2ec',['arm_mat_trans_q15.c',['../arm__mat__trans__q15_8c.html',1,'']]],
+  ['arm_5fmat_5ftrans_5fq31',['arm_mat_trans_q31',['../group__MatrixTrans.html#ga30a4d49489ac67ff98a46b9f58f73bf1',1,'arm_mat_trans_q31(const arm_matrix_instance_q31 *pSrc, arm_matrix_instance_q31 *pDst): arm_mat_trans_q31.c'],['../group__MatrixTrans.html#ga30a4d49489ac67ff98a46b9f58f73bf1',1,'arm_mat_trans_q31(const arm_matrix_instance_q31 *pSrc, arm_matrix_instance_q31 *pDst): arm_mat_trans_q31.c']]],
+  ['arm_5fmat_5ftrans_5fq31_2ec',['arm_mat_trans_q31.c',['../arm__mat__trans__q31_8c.html',1,'']]],
+  ['arm_5fmath_2eh',['arm_math.h',['../arm__math_8h.html',1,'']]],
+  ['arm_5fmath_5fargument_5ferror',['ARM_MATH_ARGUMENT_ERROR',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6a74897e18d4b8f62b12a7d8a01dd2bb35',1,'arm_math.h']]],
+  ['arm_5fmath_5flength_5ferror',['ARM_MATH_LENGTH_ERROR',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6a9ae74d7f8a53aec0512ae8f0a421e0e1',1,'arm_math.h']]],
+  ['arm_5fmath_5fnaninf',['ARM_MATH_NANINF',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6ac55996aaf19245238a8f57a91aeaefcc',1,'arm_math.h']]],
+  ['arm_5fmath_5fsingular',['ARM_MATH_SINGULAR',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6a91509ea9c819dbd592ac13a6b05382dc',1,'arm_math.h']]],
+  ['arm_5fmath_5fsize_5fmismatch',['ARM_MATH_SIZE_MISMATCH',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6a7071b92f1f6bc3c5c312a237ea91105b',1,'arm_math.h']]],
+  ['arm_5fmath_5fsuccess',['ARM_MATH_SUCCESS',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6a9f8b2a10bd827fb4600e77d455902eb0',1,'arm_math.h']]],
+  ['arm_5fmath_5ftest_5ffailure',['ARM_MATH_TEST_FAILURE',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6a09457f2be656b35015fd6d36202fa376',1,'arm_math.h']]],
+  ['arm_5fmatrix_5fexample_5ff32_2ec',['arm_matrix_example_f32.c',['../arm__matrix__example__f32_8c.html',1,'']]],
+  ['arm_5fmatrix_5finstance_5ff32',['arm_matrix_instance_f32',['../structarm__matrix__instance__f32.html',1,'']]],
+  ['arm_5fmatrix_5finstance_5ff64',['arm_matrix_instance_f64',['../structarm__matrix__instance__f64.html',1,'']]],
+  ['arm_5fmatrix_5finstance_5fq15',['arm_matrix_instance_q15',['../structarm__matrix__instance__q15.html',1,'']]],
+  ['arm_5fmatrix_5finstance_5fq31',['arm_matrix_instance_q31',['../structarm__matrix__instance__q31.html',1,'']]],
+  ['arm_5fmax_5ff32',['arm_max_f32',['../group__Max.html#ga5b89d1b04575aeec494f678695fb87d8',1,'arm_max_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult, uint32_t *pIndex): arm_max_f32.c'],['../group__Max.html#ga5b89d1b04575aeec494f678695fb87d8',1,'arm_max_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult, uint32_t *pIndex): arm_max_f32.c']]],
+  ['arm_5fmax_5ff32_2ec',['arm_max_f32.c',['../arm__max__f32_8c.html',1,'']]],
+  ['arm_5fmax_5fq15',['arm_max_q15',['../group__Max.html#gac132856c68f4bf2a056eaad5921c7880',1,'arm_max_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult, uint32_t *pIndex): arm_max_q15.c'],['../group__Max.html#gac132856c68f4bf2a056eaad5921c7880',1,'arm_max_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult, uint32_t *pIndex): arm_max_q15.c']]],
+  ['arm_5fmax_5fq15_2ec',['arm_max_q15.c',['../arm__max__q15_8c.html',1,'']]],
+  ['arm_5fmax_5fq31',['arm_max_q31',['../group__Max.html#gaff7cbd4e955382def06724cc4cc85795',1,'arm_max_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult, uint32_t *pIndex): arm_max_q31.c'],['../group__Max.html#gaff7cbd4e955382def06724cc4cc85795',1,'arm_max_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult, uint32_t *pIndex): arm_max_q31.c']]],
+  ['arm_5fmax_5fq31_2ec',['arm_max_q31.c',['../arm__max__q31_8c.html',1,'']]],
+  ['arm_5fmax_5fq7',['arm_max_q7',['../group__Max.html#ga6afd64d381b5c232de59163ebfe71e35',1,'arm_max_q7(q7_t *pSrc, uint32_t blockSize, q7_t *pResult, uint32_t *pIndex): arm_max_q7.c'],['../group__Max.html#ga6afd64d381b5c232de59163ebfe71e35',1,'arm_max_q7(q7_t *pSrc, uint32_t blockSize, q7_t *pResult, uint32_t *pIndex): arm_max_q7.c']]],
+  ['arm_5fmax_5fq7_2ec',['arm_max_q7.c',['../arm__max__q7_8c.html',1,'']]],
+  ['arm_5fmean_5ff32',['arm_mean_f32',['../group__mean.html#ga74ce08c49ab61e57bd50c3a0ca1fdb2b',1,'arm_mean_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_mean_f32.c'],['../group__mean.html#ga74ce08c49ab61e57bd50c3a0ca1fdb2b',1,'arm_mean_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_mean_f32.c']]],
+  ['arm_5fmean_5ff32_2ec',['arm_mean_f32.c',['../arm__mean__f32_8c.html',1,'']]],
+  ['arm_5fmean_5fq15',['arm_mean_q15',['../group__mean.html#gac882495d5f098819fd3939c1ef7795b3',1,'arm_mean_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult): arm_mean_q15.c'],['../group__mean.html#gac882495d5f098819fd3939c1ef7795b3',1,'arm_mean_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult): arm_mean_q15.c']]],
+  ['arm_5fmean_5fq15_2ec',['arm_mean_q15.c',['../arm__mean__q15_8c.html',1,'']]],
+  ['arm_5fmean_5fq31',['arm_mean_q31',['../group__mean.html#gacf2526d8c2d75e486e8f0b0e31877ad0',1,'arm_mean_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_mean_q31.c'],['../group__mean.html#gacf2526d8c2d75e486e8f0b0e31877ad0',1,'arm_mean_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_mean_q31.c']]],
+  ['arm_5fmean_5fq31_2ec',['arm_mean_q31.c',['../arm__mean__q31_8c.html',1,'']]],
+  ['arm_5fmean_5fq7',['arm_mean_q7',['../group__mean.html#gaebc707ee539020357c25da4c75b52eb7',1,'arm_mean_q7(q7_t *pSrc, uint32_t blockSize, q7_t *pResult): arm_mean_q7.c'],['../group__mean.html#gaebc707ee539020357c25da4c75b52eb7',1,'arm_mean_q7(q7_t *pSrc, uint32_t blockSize, q7_t *pResult): arm_mean_q7.c']]],
+  ['arm_5fmean_5fq7_2ec',['arm_mean_q7.c',['../arm__mean__q7_8c.html',1,'']]],
+  ['arm_5fmin_5ff32',['arm_min_f32',['../group__Min.html#gaf62b1673740fc516ea64daf777b7d74a',1,'arm_min_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult, uint32_t *pIndex): arm_min_f32.c'],['../group__Min.html#gaf62b1673740fc516ea64daf777b7d74a',1,'arm_min_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult, uint32_t *pIndex): arm_min_f32.c']]],
+  ['arm_5fmin_5ff32_2ec',['arm_min_f32.c',['../arm__min__f32_8c.html',1,'']]],
+  ['arm_5fmin_5fq15',['arm_min_q15',['../group__Min.html#gad065e37535ebb726750ac1545cb3fa6f',1,'arm_min_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult, uint32_t *pIndex): arm_min_q15.c'],['../group__Min.html#gad065e37535ebb726750ac1545cb3fa6f',1,'arm_min_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult, uint32_t *pIndex): arm_min_q15.c']]],
+  ['arm_5fmin_5fq15_2ec',['arm_min_q15.c',['../arm__min__q15_8c.html',1,'']]],
+  ['arm_5fmin_5fq31',['arm_min_q31',['../group__Min.html#gab20faeceb5ff5d2d9dd628c2ecf41303',1,'arm_min_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult, uint32_t *pIndex): arm_min_q31.c'],['../group__Min.html#gab20faeceb5ff5d2d9dd628c2ecf41303',1,'arm_min_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult, uint32_t *pIndex): arm_min_q31.c']]],
+  ['arm_5fmin_5fq31_2ec',['arm_min_q31.c',['../arm__min__q31_8c.html',1,'']]],
+  ['arm_5fmin_5fq7',['arm_min_q7',['../group__Min.html#ga3631d38ac8d715fc14f6f1b343f4c4ed',1,'arm_min_q7(q7_t *pSrc, uint32_t blockSize, q7_t *result, uint32_t *index): arm_min_q7.c'],['../group__Min.html#ga3631d38ac8d715fc14f6f1b343f4c4ed',1,'arm_min_q7(q7_t *pSrc, uint32_t blockSize, q7_t *pResult, uint32_t *pIndex): arm_min_q7.c']]],
+  ['arm_5fmin_5fq7_2ec',['arm_min_q7.c',['../arm__min__q7_8c.html',1,'']]],
+  ['arm_5fmult_5ff32',['arm_mult_f32',['../group__BasicMult.html#gaca3f0b8227da431ab29225b88888aa32',1,'arm_mult_f32(float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize): arm_mult_f32.c'],['../group__BasicMult.html#gaca3f0b8227da431ab29225b88888aa32',1,'arm_mult_f32(float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize): arm_mult_f32.c']]],
+  ['arm_5fmult_5ff32_2ec',['arm_mult_f32.c',['../arm__mult__f32_8c.html',1,'']]],
+  ['arm_5fmult_5fq15',['arm_mult_q15',['../group__BasicMult.html#gafb0778d27ed98a2a6f2ecb7d48cc8c75',1,'arm_mult_q15(q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize): arm_mult_q15.c'],['../group__BasicMult.html#gafb0778d27ed98a2a6f2ecb7d48cc8c75',1,'arm_mult_q15(q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize): arm_mult_q15.c']]],
+  ['arm_5fmult_5fq15_2ec',['arm_mult_q15.c',['../arm__mult__q15_8c.html',1,'']]],
+  ['arm_5fmult_5fq31',['arm_mult_q31',['../group__BasicMult.html#ga3528c0f54a0607acc603f0490d3ca6c6',1,'arm_mult_q31(q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize): arm_mult_q31.c'],['../group__BasicMult.html#ga3528c0f54a0607acc603f0490d3ca6c6',1,'arm_mult_q31(q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize): arm_mult_q31.c']]],
+  ['arm_5fmult_5fq31_2ec',['arm_mult_q31.c',['../arm__mult__q31_8c.html',1,'']]],
+  ['arm_5fmult_5fq7',['arm_mult_q7',['../group__BasicMult.html#ga16677275ed83ff0878da531e875c27ef',1,'arm_mult_q7(q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize): arm_mult_q7.c'],['../group__BasicMult.html#ga16677275ed83ff0878da531e875c27ef',1,'arm_mult_q7(q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize): arm_mult_q7.c']]],
+  ['arm_5fmult_5fq7_2ec',['arm_mult_q7.c',['../arm__mult__q7_8c.html',1,'']]],
+  ['arm_5fnegate_5ff32',['arm_negate_f32',['../group__negate.html#ga2e169c4de6cc6e3ba4be9473531e6657',1,'arm_negate_f32(float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_negate_f32.c'],['../group__negate.html#ga2e169c4de6cc6e3ba4be9473531e6657',1,'arm_negate_f32(float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_negate_f32.c']]],
+  ['arm_5fnegate_5ff32_2ec',['arm_negate_f32.c',['../arm__negate__f32_8c.html',1,'']]],
+  ['arm_5fnegate_5fq15',['arm_negate_q15',['../group__negate.html#ga0239a833d72cf00290b9723c394e5042',1,'arm_negate_q15(q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_negate_q15.c'],['../group__negate.html#ga0239a833d72cf00290b9723c394e5042',1,'arm_negate_q15(q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_negate_q15.c']]],
+  ['arm_5fnegate_5fq15_2ec',['arm_negate_q15.c',['../arm__negate__q15_8c.html',1,'']]],
+  ['arm_5fnegate_5fq31',['arm_negate_q31',['../group__negate.html#ga2784c6887686a73dc7c364e2e41c776c',1,'arm_negate_q31(q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_negate_q31.c'],['../group__negate.html#ga2784c6887686a73dc7c364e2e41c776c',1,'arm_negate_q31(q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_negate_q31.c']]],
+  ['arm_5fnegate_5fq31_2ec',['arm_negate_q31.c',['../arm__negate__q31_8c.html',1,'']]],
+  ['arm_5fnegate_5fq7',['arm_negate_q7',['../group__negate.html#gaae78fc079a43bdaa3055f9b32e2a1f4c',1,'arm_negate_q7(q7_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_negate_q7.c'],['../group__negate.html#gaae78fc079a43bdaa3055f9b32e2a1f4c',1,'arm_negate_q7(q7_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_negate_q7.c']]],
+  ['arm_5fnegate_5fq7_2ec',['arm_negate_q7.c',['../arm__negate__q7_8c.html',1,'']]],
+  ['arm_5foffset_5ff32',['arm_offset_f32',['../group__offset.html#ga989dfae15235799d82f62ef9d356abb4',1,'arm_offset_f32(float32_t *pSrc, float32_t offset, float32_t *pDst, uint32_t blockSize): arm_offset_f32.c'],['../group__offset.html#ga989dfae15235799d82f62ef9d356abb4',1,'arm_offset_f32(float32_t *pSrc, float32_t offset, float32_t *pDst, uint32_t blockSize): arm_offset_f32.c']]],
+  ['arm_5foffset_5ff32_2ec',['arm_offset_f32.c',['../arm__offset__f32_8c.html',1,'']]],
+  ['arm_5foffset_5fq15',['arm_offset_q15',['../group__offset.html#gab4c1d2391b599549e5a06fdfbc2747bf',1,'arm_offset_q15(q15_t *pSrc, q15_t offset, q15_t *pDst, uint32_t blockSize): arm_offset_q15.c'],['../group__offset.html#gab4c1d2391b599549e5a06fdfbc2747bf',1,'arm_offset_q15(q15_t *pSrc, q15_t offset, q15_t *pDst, uint32_t blockSize): arm_offset_q15.c']]],
+  ['arm_5foffset_5fq15_2ec',['arm_offset_q15.c',['../arm__offset__q15_8c.html',1,'']]],
+  ['arm_5foffset_5fq31',['arm_offset_q31',['../group__offset.html#gac84ec42cbbebc5c197a87d0221819acf',1,'arm_offset_q31(q31_t *pSrc, q31_t offset, q31_t *pDst, uint32_t blockSize): arm_offset_q31.c'],['../group__offset.html#gac84ec42cbbebc5c197a87d0221819acf',1,'arm_offset_q31(q31_t *pSrc, q31_t offset, q31_t *pDst, uint32_t blockSize): arm_offset_q31.c']]],
+  ['arm_5foffset_5fq31_2ec',['arm_offset_q31.c',['../arm__offset__q31_8c.html',1,'']]],
+  ['arm_5foffset_5fq7',['arm_offset_q7',['../group__offset.html#ga00bd9cc17c5bf905e76c91ad50886393',1,'arm_offset_q7(q7_t *pSrc, q7_t offset, q7_t *pDst, uint32_t blockSize): arm_offset_q7.c'],['../group__offset.html#ga00bd9cc17c5bf905e76c91ad50886393',1,'arm_offset_q7(q7_t *pSrc, q7_t offset, q7_t *pDst, uint32_t blockSize): arm_offset_q7.c']]],
+  ['arm_5foffset_5fq7_2ec',['arm_offset_q7.c',['../arm__offset__q7_8c.html',1,'']]],
+  ['arm_5fpark_5ff32',['arm_park_f32',['../group__park.html#gae24bf07174d3b8dddcf30d8c8d8e7fbb',1,'arm_math.h']]],
+  ['arm_5fpark_5fq31',['arm_park_q31',['../group__park.html#ga5630ed3715091f2795ee10df34672523',1,'arm_math.h']]],
+  ['arm_5fpid_5ff32',['arm_pid_f32',['../group__PID.html#ga9380d08046dd7ec2f5015f569206b9ce',1,'arm_math.h']]],
+  ['arm_5fpid_5finit_5ff32',['arm_pid_init_f32',['../group__PID.html#gae31536b19b82b93ed184fb1ab73cfcb3',1,'arm_pid_init_f32(arm_pid_instance_f32 *S, int32_t resetStateFlag): arm_pid_init_f32.c'],['../group__PID.html#gae31536b19b82b93ed184fb1ab73cfcb3',1,'arm_pid_init_f32(arm_pid_instance_f32 *S, int32_t resetStateFlag): arm_pid_init_f32.c']]],
+  ['arm_5fpid_5finit_5ff32_2ec',['arm_pid_init_f32.c',['../arm__pid__init__f32_8c.html',1,'']]],
+  ['arm_5fpid_5finit_5fq15',['arm_pid_init_q15',['../group__PID.html#ga2cb1e3d3ebb167348fdabec74653d5c3',1,'arm_pid_init_q15(arm_pid_instance_q15 *S, int32_t resetStateFlag): arm_pid_init_q15.c'],['../group__PID.html#ga2cb1e3d3ebb167348fdabec74653d5c3',1,'arm_pid_init_q15(arm_pid_instance_q15 *S, int32_t resetStateFlag): arm_pid_init_q15.c']]],
+  ['arm_5fpid_5finit_5fq15_2ec',['arm_pid_init_q15.c',['../arm__pid__init__q15_8c.html',1,'']]],
+  ['arm_5fpid_5finit_5fq31',['arm_pid_init_q31',['../group__PID.html#gad9d88485234fa9460b1ce9e64989ac86',1,'arm_pid_init_q31(arm_pid_instance_q31 *S, int32_t resetStateFlag): arm_pid_init_q31.c'],['../group__PID.html#gad9d88485234fa9460b1ce9e64989ac86',1,'arm_pid_init_q31(arm_pid_instance_q31 *S, int32_t resetStateFlag): arm_pid_init_q31.c']]],
+  ['arm_5fpid_5finit_5fq31_2ec',['arm_pid_init_q31.c',['../arm__pid__init__q31_8c.html',1,'']]],
+  ['arm_5fpid_5finstance_5ff32',['arm_pid_instance_f32',['../structarm__pid__instance__f32.html',1,'']]],
+  ['arm_5fpid_5finstance_5fq15',['arm_pid_instance_q15',['../structarm__pid__instance__q15.html',1,'']]],
+  ['arm_5fpid_5finstance_5fq31',['arm_pid_instance_q31',['../structarm__pid__instance__q31.html',1,'']]],
+  ['arm_5fpid_5fq15',['arm_pid_q15',['../group__PID.html#gad466471a6b0f8fc570b8b8fc34ac79fa',1,'arm_math.h']]],
+  ['arm_5fpid_5fq31',['arm_pid_q31',['../group__PID.html#ga82bc0813c007d50ce308b9b0bf3c76e2',1,'arm_math.h']]],
+  ['arm_5fpid_5freset_5ff32',['arm_pid_reset_f32',['../group__PID.html#ga9ec860bcb6f8ca31205bf0f1b51ab723',1,'arm_pid_reset_f32(arm_pid_instance_f32 *S): arm_pid_reset_f32.c'],['../group__PID.html#ga9ec860bcb6f8ca31205bf0f1b51ab723',1,'arm_pid_reset_f32(arm_pid_instance_f32 *S): arm_pid_reset_f32.c']]],
+  ['arm_5fpid_5freset_5ff32_2ec',['arm_pid_reset_f32.c',['../arm__pid__reset__f32_8c.html',1,'']]],
+  ['arm_5fpid_5freset_5fq15',['arm_pid_reset_q15',['../group__PID.html#ga408566dacb4fa6e0458b2c75672e525f',1,'arm_pid_reset_q15(arm_pid_instance_q15 *S): arm_pid_reset_q15.c'],['../group__PID.html#ga408566dacb4fa6e0458b2c75672e525f',1,'arm_pid_reset_q15(arm_pid_instance_q15 *S): arm_pid_reset_q15.c']]],
+  ['arm_5fpid_5freset_5fq15_2ec',['arm_pid_reset_q15.c',['../arm__pid__reset__q15_8c.html',1,'']]],
+  ['arm_5fpid_5freset_5fq31',['arm_pid_reset_q31',['../group__PID.html#gaeecbacd3fb37c608ec25474d3a0dffa9',1,'arm_pid_reset_q31(arm_pid_instance_q31 *S): arm_pid_reset_q31.c'],['../group__PID.html#gaeecbacd3fb37c608ec25474d3a0dffa9',1,'arm_pid_reset_q31(arm_pid_instance_q31 *S): arm_pid_reset_q31.c']]],
+  ['arm_5fpid_5freset_5fq31_2ec',['arm_pid_reset_q31.c',['../arm__pid__reset__q31_8c.html',1,'']]],
+  ['arm_5fpower_5ff32',['arm_power_f32',['../group__power.html#ga993c00dd7f661d66bdb6e58426e893aa',1,'arm_power_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_power_f32.c'],['../group__power.html#ga993c00dd7f661d66bdb6e58426e893aa',1,'arm_power_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_power_f32.c']]],
+  ['arm_5fpower_5ff32_2ec',['arm_power_f32.c',['../arm__power__f32_8c.html',1,'']]],
+  ['arm_5fpower_5fq15',['arm_power_q15',['../group__power.html#ga7050c04b7515e01a75c38f1abbaf71ba',1,'arm_power_q15(q15_t *pSrc, uint32_t blockSize, q63_t *pResult): arm_power_q15.c'],['../group__power.html#ga7050c04b7515e01a75c38f1abbaf71ba',1,'arm_power_q15(q15_t *pSrc, uint32_t blockSize, q63_t *pResult): arm_power_q15.c']]],
+  ['arm_5fpower_5fq15_2ec',['arm_power_q15.c',['../arm__power__q15_8c.html',1,'']]],
+  ['arm_5fpower_5fq31',['arm_power_q31',['../group__power.html#ga0b93d31bb5b5ed214c2b94d8a7744cd2',1,'arm_power_q31(q31_t *pSrc, uint32_t blockSize, q63_t *pResult): arm_power_q31.c'],['../group__power.html#ga0b93d31bb5b5ed214c2b94d8a7744cd2',1,'arm_power_q31(q31_t *pSrc, uint32_t blockSize, q63_t *pResult): arm_power_q31.c']]],
+  ['arm_5fpower_5fq31_2ec',['arm_power_q31.c',['../arm__power__q31_8c.html',1,'']]],
+  ['arm_5fpower_5fq7',['arm_power_q7',['../group__power.html#gaf969c85c5655e3d72d7b99ff188f92c9',1,'arm_power_q7(q7_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_power_q7.c'],['../group__power.html#gaf969c85c5655e3d72d7b99ff188f92c9',1,'arm_power_q7(q7_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_power_q7.c']]],
+  ['arm_5fpower_5fq7_2ec',['arm_power_q7.c',['../arm__power__q7_8c.html',1,'']]],
+  ['arm_5fprovide_5fguard_5fbits_5fq15',['arm_provide_guard_bits_q15',['../arm__convolution__example_2math__helper_8c.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c']]],
+  ['arm_5fprovide_5fguard_5fbits_5fq31',['arm_provide_guard_bits_q31',['../arm__convolution__example_2math__helper_8c.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c']]],
+  ['arm_5fprovide_5fguard_5fbits_5fq7',['arm_provide_guard_bits_q7',['../arm__convolution__example_2math__helper_8c.html#a392f7c2e7ab9bb58931c4efb56693029',1,'arm_provide_guard_bits_q7(q7_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#a392f7c2e7ab9bb58931c4efb56693029',1,'arm_provide_guard_bits_q7(q7_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#a392f7c2e7ab9bb58931c4efb56693029',1,'arm_provide_guard_bits_q7(q7_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#a392f7c2e7ab9bb58931c4efb56693029',1,'arm_provide_guard_bits_q7(q7_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#a392f7c2e7ab9bb58931c4efb56693029',1,'arm_provide_guard_bits_q7(q7_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#a392f7c2e7ab9bb58931c4efb56693029',1,'arm_provide_guard_bits_q7(q7_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c']]],
+  ['arm_5fq15_5fto_5ffloat',['arm_q15_to_float',['../group__q15__to__x.html#gaf8b0d2324de273fc430b0e61ad4e9eb2',1,'arm_q15_to_float(q15_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_q15_to_float.c'],['../group__q15__to__x.html#gaf8b0d2324de273fc430b0e61ad4e9eb2',1,'arm_q15_to_float(q15_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_q15_to_float.c']]],
+  ['arm_5fq15_5fto_5ffloat_2ec',['arm_q15_to_float.c',['../arm__q15__to__float_8c.html',1,'']]],
+  ['arm_5fq15_5fto_5fq31',['arm_q15_to_q31',['../group__q15__to__x.html#ga7ba2d87366990ad5380439e2b4a4c0a5',1,'arm_q15_to_q31(q15_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_q15_to_q31.c'],['../group__q15__to__x.html#ga7ba2d87366990ad5380439e2b4a4c0a5',1,'arm_q15_to_q31(q15_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_q15_to_q31.c']]],
+  ['arm_5fq15_5fto_5fq31_2ec',['arm_q15_to_q31.c',['../arm__q15__to__q31_8c.html',1,'']]],
+  ['arm_5fq15_5fto_5fq7',['arm_q15_to_q7',['../group__q15__to__x.html#ga8fb31855ff8cce09c2ec9308f48ded69',1,'arm_q15_to_q7(q15_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_q15_to_q7.c'],['../group__q15__to__x.html#ga8fb31855ff8cce09c2ec9308f48ded69',1,'arm_q15_to_q7(q15_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_q15_to_q7.c']]],
+  ['arm_5fq15_5fto_5fq7_2ec',['arm_q15_to_q7.c',['../arm__q15__to__q7_8c.html',1,'']]],
+  ['arm_5fq31_5fto_5ffloat',['arm_q31_to_float',['../group__q31__to__x.html#gacf407b007a37da18e99dabd9023c56b4',1,'arm_q31_to_float(q31_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_q31_to_float.c'],['../group__q31__to__x.html#gacf407b007a37da18e99dabd9023c56b4',1,'arm_q31_to_float(q31_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_q31_to_float.c']]],
+  ['arm_5fq31_5fto_5ffloat_2ec',['arm_q31_to_float.c',['../arm__q31__to__float_8c.html',1,'']]],
+  ['arm_5fq31_5fto_5fq15',['arm_q31_to_q15',['../group__q31__to__x.html#ga901dede4661365c9e7c630d3eb31c32c',1,'arm_q31_to_q15(q31_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_q31_to_q15.c'],['../group__q31__to__x.html#ga901dede4661365c9e7c630d3eb31c32c',1,'arm_q31_to_q15(q31_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_q31_to_q15.c']]],
+  ['arm_5fq31_5fto_5fq15_2ec',['arm_q31_to_q15.c',['../arm__q31__to__q15_8c.html',1,'']]],
+  ['arm_5fq31_5fto_5fq7',['arm_q31_to_q7',['../group__q31__to__x.html#ga7f297d1a7d776805395095fdb24a8071',1,'arm_q31_to_q7(q31_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_q31_to_q7.c'],['../group__q31__to__x.html#ga7f297d1a7d776805395095fdb24a8071',1,'arm_q31_to_q7(q31_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_q31_to_q7.c']]],
+  ['arm_5fq31_5fto_5fq7_2ec',['arm_q31_to_q7.c',['../arm__q31__to__q7_8c.html',1,'']]],
+  ['arm_5fq7_5fto_5ffloat',['arm_q7_to_float',['../group__q7__to__x.html#ga656620f957b65512ed83db03fd455ec5',1,'arm_q7_to_float(q7_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_q7_to_float.c'],['../group__q7__to__x.html#ga656620f957b65512ed83db03fd455ec5',1,'arm_q7_to_float(q7_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_q7_to_float.c']]],
+  ['arm_5fq7_5fto_5ffloat_2ec',['arm_q7_to_float.c',['../arm__q7__to__float_8c.html',1,'']]],
+  ['arm_5fq7_5fto_5fq15',['arm_q7_to_q15',['../group__q7__to__x.html#gabc02597fc3f01033daf43ec0547a2f78',1,'arm_q7_to_q15(q7_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_q7_to_q15.c'],['../group__q7__to__x.html#gabc02597fc3f01033daf43ec0547a2f78',1,'arm_q7_to_q15(q7_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_q7_to_q15.c']]],
+  ['arm_5fq7_5fto_5fq15_2ec',['arm_q7_to_q15.c',['../arm__q7__to__q15_8c.html',1,'']]],
+  ['arm_5fq7_5fto_5fq31',['arm_q7_to_q31',['../group__q7__to__x.html#gad8958cd3cb7f521466168b46a25b7908',1,'arm_q7_to_q31(q7_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_q7_to_q31.c'],['../group__q7__to__x.html#gad8958cd3cb7f521466168b46a25b7908',1,'arm_q7_to_q31(q7_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_q7_to_q31.c']]],
+  ['arm_5fq7_5fto_5fq31_2ec',['arm_q7_to_q31.c',['../arm__q7__to__q31_8c.html',1,'']]],
+  ['arm_5fradix2_5fbutterfly_5ff32',['arm_radix2_butterfly_f32',['../arm__cfft__radix2__f32_8c.html#a04631e102b5209af3402b225b1abe868',1,'arm_cfft_radix2_f32.c']]],
+  ['arm_5fradix2_5fbutterfly_5finverse_5ff32',['arm_radix2_butterfly_inverse_f32',['../arm__cfft__radix2__f32_8c.html#abda34af152e515a95ac38470ac053b77',1,'arm_cfft_radix2_f32.c']]],
+  ['arm_5fradix2_5fbutterfly_5finverse_5fq15',['arm_radix2_butterfly_inverse_q15',['../arm__cfft__radix2__q15_8c.html#a91ff93fa10757b3872680fec4835c412',1,'arm_cfft_radix2_q15.c']]],
+  ['arm_5fradix2_5fbutterfly_5finverse_5fq31',['arm_radix2_butterfly_inverse_q31',['../arm__cfft__radix2__q31_8c.html#a4d665f67080455b95cafec04009fd52d',1,'arm_cfft_radix2_q31.c']]],
+  ['arm_5fradix2_5fbutterfly_5fq15',['arm_radix2_butterfly_q15',['../arm__cfft__radix2__q15_8c.html#a521780ba2fd3450cbf02784e38859699',1,'arm_cfft_radix2_q15.c']]],
+  ['arm_5fradix2_5fbutterfly_5fq31',['arm_radix2_butterfly_q31',['../arm__cfft__radix2__q31_8c.html#a740f4fe69e6148d22fc99f374d304e7e',1,'arm_cfft_radix2_q31.c']]],
+  ['arm_5fradix4_5fbutterfly_5ff32',['arm_radix4_butterfly_f32',['../arm__cfft__radix4__f32_8c.html#ae239ddf995d1607115f9e84d5c069b9c',1,'arm_radix4_butterfly_f32(float32_t *pSrc, uint16_t fftLen, float32_t *pCoef, uint16_t twidCoefModifier): arm_cfft_radix4_f32.c'],['../arm__rfft__f32_8c.html#ae239ddf995d1607115f9e84d5c069b9c',1,'arm_radix4_butterfly_f32(float32_t *pSrc, uint16_t fftLen, float32_t *pCoef, uint16_t twidCoefModifier): arm_cfft_radix4_f32.c']]],
+  ['arm_5fradix4_5fbutterfly_5finverse_5ff32',['arm_radix4_butterfly_inverse_f32',['../arm__cfft__radix4__f32_8c.html#a2a78df6e4bbf080624f2b6349224ec93',1,'arm_radix4_butterfly_inverse_f32(float32_t *pSrc, uint16_t fftLen, float32_t *pCoef, uint16_t twidCoefModifier, float32_t onebyfftLen): arm_cfft_radix4_f32.c'],['../arm__rfft__f32_8c.html#a2a78df6e4bbf080624f2b6349224ec93',1,'arm_radix4_butterfly_inverse_f32(float32_t *pSrc, uint16_t fftLen, float32_t *pCoef, uint16_t twidCoefModifier, float32_t onebyfftLen): arm_cfft_radix4_f32.c']]],
+  ['arm_5fradix4_5fbutterfly_5finverse_5fq15',['arm_radix4_butterfly_inverse_q15',['../arm__cfft__q15_8c.html#a734ecff00f21a6a10e9ec437c8987eb1',1,'arm_radix4_butterfly_inverse_q15(q15_t *pSrc, uint32_t fftLen, q15_t *pCoef, uint32_t twidCoefModifier): arm_cfft_radix4_q15.c'],['../arm__cfft__radix4__q15_8c.html#aad04e8439d17dab5617bf1be268bb391',1,'arm_radix4_butterfly_inverse_q15(q15_t *pSrc16, uint32_t fftLen, q15_t *pCoef16, uint32_t twidCoefModifier): arm_cfft_radix4_q15.c']]],
+  ['arm_5fradix4_5fbutterfly_5finverse_5fq31',['arm_radix4_butterfly_inverse_q31',['../arm__cfft__q31_8c.html#ac9c7c553114c1201a3a987a11b8a6d01',1,'arm_radix4_butterfly_inverse_q31(q31_t *pSrc, uint32_t fftLen, q31_t *pCoef, uint32_t twidCoefModifier): arm_cfft_radix4_q31.c'],['../arm__cfft__radix4__q31_8c.html#ac9c7c553114c1201a3a987a11b8a6d01',1,'arm_radix4_butterfly_inverse_q31(q31_t *pSrc, uint32_t fftLen, q31_t *pCoef, uint32_t twidCoefModifier): arm_cfft_radix4_q31.c']]],
+  ['arm_5fradix4_5fbutterfly_5fq15',['arm_radix4_butterfly_q15',['../arm__cfft__q15_8c.html#abf1a2f9aa9f44ad5da1f0dbae8b54f2f',1,'arm_radix4_butterfly_q15(q15_t *pSrc, uint32_t fftLen, q15_t *pCoef, uint32_t twidCoefModifier): arm_cfft_radix4_q15.c'],['../arm__cfft__radix4__q15_8c.html#a2d01d2045f280c32036da97d33c52440',1,'arm_radix4_butterfly_q15(q15_t *pSrc16, uint32_t fftLen, q15_t *pCoef16, uint32_t twidCoefModifier): arm_cfft_radix4_q15.c']]],
+  ['arm_5fradix4_5fbutterfly_5fq31',['arm_radix4_butterfly_q31',['../arm__cfft__q31_8c.html#ac12f1e7f159d5741358cdc36830a0395',1,'arm_radix4_butterfly_q31(q31_t *pSrc, uint32_t fftLen, q31_t *pCoef, uint32_t twidCoefModifier): arm_cfft_radix4_q31.c'],['../arm__cfft__radix4__q31_8c.html#ac12f1e7f159d5741358cdc36830a0395',1,'arm_radix4_butterfly_q31(q31_t *pSrc, uint32_t fftLen, q31_t *pCoef, uint32_t twidCoefModifier): arm_cfft_radix4_q31.c']]],
+  ['arm_5fradix8_5fbutterfly_5ff32',['arm_radix8_butterfly_f32',['../arm__cfft__f32_8c.html#a72350c6eaa1eef8796ab43c1497c6b9c',1,'arm_radix8_butterfly_f32(float32_t *pSrc, uint16_t fftLen, const float32_t *pCoef, uint16_t twidCoefModifier): arm_cfft_radix8_f32.c'],['../arm__cfft__radix8__f32_8c.html#a72350c6eaa1eef8796ab43c1497c6b9c',1,'arm_radix8_butterfly_f32(float32_t *pSrc, uint16_t fftLen, const float32_t *pCoef, uint16_t twidCoefModifier): arm_cfft_radix8_f32.c']]],
+  ['arm_5frecip_5fq15',['arm_recip_q15',['../arm__math_8h.html#a39e9e34c2784ff8cf026430d1d84f54e',1,'arm_math.h']]],
+  ['arm_5frecip_5fq31',['arm_recip_q31',['../arm__math_8h.html#a71f6bee1ce1bb896739401ce962a7e6a',1,'arm_math.h']]],
+  ['arm_5frfft_5ff32',['arm_rfft_f32',['../group__RealFFT.html#ga3df1766d230532bc068fc4ed69d0fcdc',1,'arm_rfft_f32(const arm_rfft_instance_f32 *S, float32_t *pSrc, float32_t *pDst): arm_rfft_f32.c'],['../group__RealFFT.html#ga3df1766d230532bc068fc4ed69d0fcdc',1,'arm_rfft_f32(const arm_rfft_instance_f32 *S, float32_t *pSrc, float32_t *pDst): arm_rfft_f32.c']]],
+  ['arm_5frfft_5ff32_2ec',['arm_rfft_f32.c',['../arm__rfft__f32_8c.html',1,'']]],
+  ['arm_5frfft_5ffast_5ff32',['arm_rfft_fast_f32',['../group__RealFFT.html#ga180d8b764d59cbb85d37a2d5f7cd9799',1,'arm_rfft_fast_f32(arm_rfft_fast_instance_f32 *S, float32_t *p, float32_t *pOut, uint8_t ifftFlag): arm_rfft_fast_f32.c'],['../group__RealFFT.html#ga180d8b764d59cbb85d37a2d5f7cd9799',1,'arm_rfft_fast_f32(arm_rfft_fast_instance_f32 *S, float32_t *p, float32_t *pOut, uint8_t ifftFlag): arm_rfft_fast_f32.c']]],
+  ['arm_5frfft_5ffast_5ff32_2ec',['arm_rfft_fast_f32.c',['../arm__rfft__fast__f32_8c.html',1,'']]],
+  ['arm_5frfft_5ffast_5finit_5ff32',['arm_rfft_fast_init_f32',['../group__RealFFT.html#gac5fceb172551e7c11eb4d0e17ef15aa3',1,'arm_rfft_fast_init_f32(arm_rfft_fast_instance_f32 *S, uint16_t fftLen): arm_rfft_fast_init_f32.c'],['../group__RealFFT.html#gac5fceb172551e7c11eb4d0e17ef15aa3',1,'arm_rfft_fast_init_f32(arm_rfft_fast_instance_f32 *S, uint16_t fftLen): arm_rfft_fast_init_f32.c']]],
+  ['arm_5frfft_5ffast_5finit_5ff32_2ec',['arm_rfft_fast_init_f32.c',['../arm__rfft__fast__init__f32_8c.html',1,'']]],
+  ['arm_5frfft_5ffast_5finstance_5ff32',['arm_rfft_fast_instance_f32',['../structarm__rfft__fast__instance__f32.html',1,'']]],
+  ['arm_5frfft_5ffast_5fsr_5ff32_5flen1024',['arm_rfft_fast_sR_f32_len1024',['../arm__const__structs_8c.html#ae81e5be1d74ff9100aa48ac2b7dbab6f',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5ffast_5fsr_5ff32_5flen128',['arm_rfft_fast_sR_f32_len128',['../arm__const__structs_8c.html#a77485fa0f6c801e1bc9f3a5fe66fa7d8',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5ffast_5fsr_5ff32_5flen2048',['arm_rfft_fast_sR_f32_len2048',['../arm__const__structs_8c.html#a8785d492b38eebb7f6515e814cf2ec52',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5ffast_5fsr_5ff32_5flen256',['arm_rfft_fast_sR_f32_len256',['../arm__const__structs_8c.html#a4134d8685008a79d2e0c31023b3bd3ab',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5ffast_5fsr_5ff32_5flen32',['arm_rfft_fast_sR_f32_len32',['../arm__const__structs_8c.html#a834fa3f8905ca3d6e3b0fa667cbb5f43',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5ffast_5fsr_5ff32_5flen4096',['arm_rfft_fast_sR_f32_len4096',['../arm__const__structs_8c.html#aa093878ddd5162ca3c5aa34139ac2ee3',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5ffast_5fsr_5ff32_5flen512',['arm_rfft_fast_sR_f32_len512',['../arm__const__structs_8c.html#aec88735d936c8e77dfd343dd9f9387b0',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5ffast_5fsr_5ff32_5flen64',['arm_rfft_fast_sR_f32_len64',['../arm__const__structs_8c.html#ad410b104e51ee39d6456caa71f209b94',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5finit_5ff32',['arm_rfft_init_f32',['../group__RealFFT.html#ga10717ee326bf50832ef1c25b85a23068',1,'arm_rfft_init_f32(arm_rfft_instance_f32 *S, arm_cfft_radix4_instance_f32 *S_CFFT, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag): arm_rfft_init_f32.c'],['../group__RealFFT.html#ga10717ee326bf50832ef1c25b85a23068',1,'arm_rfft_init_f32(arm_rfft_instance_f32 *S, arm_cfft_radix4_instance_f32 *S_CFFT, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag): arm_rfft_init_f32.c']]],
+  ['arm_5frfft_5finit_5ff32_2ec',['arm_rfft_init_f32.c',['../arm__rfft__init__f32_8c.html',1,'']]],
+  ['arm_5frfft_5finit_5fq15',['arm_rfft_init_q15',['../group__RealFFT.html#ga053450cc600a55410ba5b5605e96245d',1,'arm_rfft_init_q15(arm_rfft_instance_q15 *S, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag): arm_rfft_init_q15.c'],['../group__RealFFT.html#ga053450cc600a55410ba5b5605e96245d',1,'arm_rfft_init_q15(arm_rfft_instance_q15 *S, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag): arm_rfft_init_q15.c']]],
+  ['arm_5frfft_5finit_5fq15_2ec',['arm_rfft_init_q15.c',['../arm__rfft__init__q15_8c.html',1,'']]],
+  ['arm_5frfft_5finit_5fq31',['arm_rfft_init_q31',['../group__RealFFT.html#ga5abde938abbe72e95c5bab080eb33c45',1,'arm_rfft_init_q31(arm_rfft_instance_q31 *S, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag): arm_rfft_init_q31.c'],['../group__RealFFT.html#ga5abde938abbe72e95c5bab080eb33c45',1,'arm_rfft_init_q31(arm_rfft_instance_q31 *S, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag): arm_rfft_init_q31.c']]],
+  ['arm_5frfft_5finit_5fq31_2ec',['arm_rfft_init_q31.c',['../arm__rfft__init__q31_8c.html',1,'']]],
+  ['arm_5frfft_5finstance_5ff32',['arm_rfft_instance_f32',['../structarm__rfft__instance__f32.html',1,'']]],
+  ['arm_5frfft_5finstance_5fq15',['arm_rfft_instance_q15',['../structarm__rfft__instance__q15.html',1,'']]],
+  ['arm_5frfft_5finstance_5fq31',['arm_rfft_instance_q31',['../structarm__rfft__instance__q31.html',1,'']]],
+  ['arm_5frfft_5fq15',['arm_rfft_q15',['../group__RealFFT.html#ga00e615f5db21736ad5b27fb6146f3fc5',1,'arm_rfft_q15(const arm_rfft_instance_q15 *S, q15_t *pSrc, q15_t *pDst): arm_rfft_q15.c'],['../group__RealFFT.html#ga00e615f5db21736ad5b27fb6146f3fc5',1,'arm_rfft_q15(const arm_rfft_instance_q15 *S, q15_t *pSrc, q15_t *pDst): arm_rfft_q15.c']]],
+  ['arm_5frfft_5fq15_2ec',['arm_rfft_q15.c',['../arm__rfft__q15_8c.html',1,'']]],
+  ['arm_5frfft_5fq31',['arm_rfft_q31',['../group__RealFFT.html#gabaeab5646aeea9844e6d42ca8c73fe3a',1,'arm_rfft_q31(const arm_rfft_instance_q31 *S, q31_t *pSrc, q31_t *pDst): arm_rfft_q31.c'],['../group__RealFFT.html#gabaeab5646aeea9844e6d42ca8c73fe3a',1,'arm_rfft_q31(const arm_rfft_instance_q31 *S, q31_t *pSrc, q31_t *pDst): arm_rfft_q31.c']]],
+  ['arm_5frfft_5fq31_2ec',['arm_rfft_q31.c',['../arm__rfft__q31_8c.html',1,'']]],
+  ['arm_5frfft_5fsr_5fq15_5flen1024',['arm_rfft_sR_q15_len1024',['../arm__const__structs_8c.html#a9429fa1f2fcd3066078db0eb0f7f521f',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq15_5flen128',['arm_rfft_sR_q15_len128',['../arm__const__structs_8c.html#a76a4253c18e21421b446d44d39783235',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq15_5flen2048',['arm_rfft_sR_q15_len2048',['../arm__const__structs_8c.html#a955eb96261e079415ed49184e0570699',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq15_5flen256',['arm_rfft_sR_q15_len256',['../arm__const__structs_8c.html#ad05c5e728d9af5aa05f4e6a0acece3a8',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq15_5flen32',['arm_rfft_sR_q15_len32',['../arm__const__structs_8c.html#a87843f865bfc75f18c4e7bb148a9592c',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq15_5flen4096',['arm_rfft_sR_q15_len4096',['../arm__const__structs_8c.html#a04c5f79788a84d9028b68bb490ecb733',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq15_5flen512',['arm_rfft_sR_q15_len512',['../arm__const__structs_8c.html#a389fbacd9e68b23c002216c655a5414a',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq15_5flen64',['arm_rfft_sR_q15_len64',['../arm__const__structs_8c.html#add4e4137eb886a047d75e6d2cb2649f2',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq15_5flen8192',['arm_rfft_sR_q15_len8192',['../arm__const__structs_8c.html#a45da4978e66be1e3a1dfb3a4973b79f8',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq31_5flen1024',['arm_rfft_sR_q31_len1024',['../arm__const__structs_8c.html#a2ca5b9cc1dc219c6c96d7629c3947319',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq31_5flen128',['arm_rfft_sR_q31_len128',['../arm__const__structs_8c.html#acb5fa238c0fcf7efec698eb57f6535dd',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq31_5flen2048',['arm_rfft_sR_q31_len2048',['../arm__const__structs_8c.html#ae17140f0e1e528e2fe04d09e777e1912',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq31_5flen256',['arm_rfft_sR_q31_len256',['../arm__const__structs_8c.html#a491956234794eb999703634126241dc2',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq31_5flen32',['arm_rfft_sR_q31_len32',['../arm__const__structs_8c.html#ac0dba98698402a40b1d08f9b1e27614d',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq31_5flen4096',['arm_rfft_sR_q31_len4096',['../arm__const__structs_8c.html#a00d25b3df24599ae72e0c1fe9cdcb569',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq31_5flen512',['arm_rfft_sR_q31_len512',['../arm__const__structs_8c.html#af5306b34af37e0c59166d047c2d69148',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq31_5flen64',['arm_rfft_sR_q31_len64',['../arm__const__structs_8c.html#a9a9c7e356f2b129f84c1921fdad33964',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq31_5flen8192',['arm_rfft_sR_q31_len8192',['../arm__const__structs_8c.html#ab0a47bce71cb6654702e52b166738af9',1,'arm_const_structs.c']]],
+  ['arm_5frms_5ff32',['arm_rms_f32',['../group__RMS.html#ga0e3ab1b57da32d45388d1fa90d7fd88c',1,'arm_rms_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_rms_f32.c'],['../group__RMS.html#ga0e3ab1b57da32d45388d1fa90d7fd88c',1,'arm_rms_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_rms_f32.c']]],
+  ['arm_5frms_5ff32_2ec',['arm_rms_f32.c',['../arm__rms__f32_8c.html',1,'']]],
+  ['arm_5frms_5fq15',['arm_rms_q15',['../group__RMS.html#gaf5b836b72dda9e5dfbbd17c7906fd13f',1,'arm_rms_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult): arm_rms_q15.c'],['../group__RMS.html#gaf5b836b72dda9e5dfbbd17c7906fd13f',1,'arm_rms_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult): arm_rms_q15.c']]],
+  ['arm_5frms_5fq15_2ec',['arm_rms_q15.c',['../arm__rms__q15_8c.html',1,'']]],
+  ['arm_5frms_5fq31',['arm_rms_q31',['../group__RMS.html#gae33015fda23fc44e7ead5e5ed7e8d314',1,'arm_rms_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_rms_q31.c'],['../group__RMS.html#gae33015fda23fc44e7ead5e5ed7e8d314',1,'arm_rms_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_rms_q31.c']]],
+  ['arm_5frms_5fq31_2ec',['arm_rms_q31.c',['../arm__rms__q31_8c.html',1,'']]],
+  ['arm_5fscale_5ff32',['arm_scale_f32',['../group__scale.html#ga3487af88b112f682ee90589cd419e123',1,'arm_scale_f32(float32_t *pSrc, float32_t scale, float32_t *pDst, uint32_t blockSize): arm_scale_f32.c'],['../group__scale.html#ga3487af88b112f682ee90589cd419e123',1,'arm_scale_f32(float32_t *pSrc, float32_t scale, float32_t *pDst, uint32_t blockSize): arm_scale_f32.c']]],
+  ['arm_5fscale_5ff32_2ec',['arm_scale_f32.c',['../arm__scale__f32_8c.html',1,'']]],
+  ['arm_5fscale_5fq15',['arm_scale_q15',['../group__scale.html#gafaac0e1927daffeb68a42719b53ea780',1,'arm_scale_q15(q15_t *pSrc, q15_t scaleFract, int8_t shift, q15_t *pDst, uint32_t blockSize): arm_scale_q15.c'],['../group__scale.html#gafaac0e1927daffeb68a42719b53ea780',1,'arm_scale_q15(q15_t *pSrc, q15_t scaleFract, int8_t shift, q15_t *pDst, uint32_t blockSize): arm_scale_q15.c']]],
+  ['arm_5fscale_5fq15_2ec',['arm_scale_q15.c',['../arm__scale__q15_8c.html',1,'']]],
+  ['arm_5fscale_5fq31',['arm_scale_q31',['../group__scale.html#ga83e36cd82bf51ce35406a199e477d47c',1,'arm_scale_q31(q31_t *pSrc, q31_t scaleFract, int8_t shift, q31_t *pDst, uint32_t blockSize): arm_scale_q31.c'],['../group__scale.html#ga83e36cd82bf51ce35406a199e477d47c',1,'arm_scale_q31(q31_t *pSrc, q31_t scaleFract, int8_t shift, q31_t *pDst, uint32_t blockSize): arm_scale_q31.c']]],
+  ['arm_5fscale_5fq31_2ec',['arm_scale_q31.c',['../arm__scale__q31_8c.html',1,'']]],
+  ['arm_5fscale_5fq7',['arm_scale_q7',['../group__scale.html#gabc9fd3d37904c58df56492b351d21fb0',1,'arm_scale_q7(q7_t *pSrc, q7_t scaleFract, int8_t shift, q7_t *pDst, uint32_t blockSize): arm_scale_q7.c'],['../group__scale.html#gabc9fd3d37904c58df56492b351d21fb0',1,'arm_scale_q7(q7_t *pSrc, q7_t scaleFract, int8_t shift, q7_t *pDst, uint32_t blockSize): arm_scale_q7.c']]],
+  ['arm_5fscale_5fq7_2ec',['arm_scale_q7.c',['../arm__scale__q7_8c.html',1,'']]],
+  ['arm_5fshift_5fq15',['arm_shift_q15',['../group__shift.html#gaa1757e53279780107acc92cf100adb61',1,'arm_shift_q15(q15_t *pSrc, int8_t shiftBits, q15_t *pDst, uint32_t blockSize): arm_shift_q15.c'],['../group__shift.html#gaa1757e53279780107acc92cf100adb61',1,'arm_shift_q15(q15_t *pSrc, int8_t shiftBits, q15_t *pDst, uint32_t blockSize): arm_shift_q15.c']]],
+  ['arm_5fshift_5fq15_2ec',['arm_shift_q15.c',['../arm__shift__q15_8c.html',1,'']]],
+  ['arm_5fshift_5fq31',['arm_shift_q31',['../group__shift.html#ga387dd8b7b87377378280978f16cdb13d',1,'arm_shift_q31(q31_t *pSrc, int8_t shiftBits, q31_t *pDst, uint32_t blockSize): arm_shift_q31.c'],['../group__shift.html#ga387dd8b7b87377378280978f16cdb13d',1,'arm_shift_q31(q31_t *pSrc, int8_t shiftBits, q31_t *pDst, uint32_t blockSize): arm_shift_q31.c']]],
+  ['arm_5fshift_5fq31_2ec',['arm_shift_q31.c',['../arm__shift__q31_8c.html',1,'']]],
+  ['arm_5fshift_5fq7',['arm_shift_q7',['../group__shift.html#ga47295d08a685f7de700a48dafb4db6fb',1,'arm_shift_q7(q7_t *pSrc, int8_t shiftBits, q7_t *pDst, uint32_t blockSize): arm_shift_q7.c'],['../group__shift.html#ga47295d08a685f7de700a48dafb4db6fb',1,'arm_shift_q7(q7_t *pSrc, int8_t shiftBits, q7_t *pDst, uint32_t blockSize): arm_shift_q7.c']]],
+  ['arm_5fshift_5fq7_2ec',['arm_shift_q7.c',['../arm__shift__q7_8c.html',1,'']]],
+  ['arm_5fsignal_5fconverge_5fdata_2ec',['arm_signal_converge_data.c',['../arm__signal__converge__data_8c.html',1,'']]],
+  ['arm_5fsignal_5fconverge_5fexample_5ff32_2ec',['arm_signal_converge_example_f32.c',['../arm__signal__converge__example__f32_8c.html',1,'']]],
+  ['arm_5fsin_5fcos_5fexample_5ff32_2ec',['arm_sin_cos_example_f32.c',['../arm__sin__cos__example__f32_8c.html',1,'']]],
+  ['arm_5fsin_5fcos_5ff32',['arm_sin_cos_f32',['../group__SinCos.html#ga4420d45c37d58c310ef9ae1b5fe58020',1,'arm_sin_cos_f32(float32_t theta, float32_t *pSinVal, float32_t *pCosVal): arm_sin_cos_f32.c'],['../group__SinCos.html#ga4420d45c37d58c310ef9ae1b5fe58020',1,'arm_sin_cos_f32(float32_t theta, float32_t *pSinVal, float32_t *pCosVal): arm_sin_cos_f32.c']]],
+  ['arm_5fsin_5fcos_5ff32_2ec',['arm_sin_cos_f32.c',['../arm__sin__cos__f32_8c.html',1,'']]],
+  ['arm_5fsin_5fcos_5fq31',['arm_sin_cos_q31',['../group__SinCos.html#gae9e4ddebff9d4eb5d0a093e28e0bc504',1,'arm_sin_cos_q31(q31_t theta, q31_t *pSinVal, q31_t *pCosVal): arm_sin_cos_q31.c'],['../group__SinCos.html#gae9e4ddebff9d4eb5d0a093e28e0bc504',1,'arm_sin_cos_q31(q31_t theta, q31_t *pSinVal, q31_t *pCosVal): arm_sin_cos_q31.c']]],
+  ['arm_5fsin_5fcos_5fq31_2ec',['arm_sin_cos_q31.c',['../arm__sin__cos__q31_8c.html',1,'']]],
+  ['arm_5fsin_5ff32',['arm_sin_f32',['../group__sin.html#gae164899c4a3fc0e946dc5d55555fe541',1,'arm_sin_f32(float32_t x): arm_sin_f32.c'],['../group__sin.html#gae164899c4a3fc0e946dc5d55555fe541',1,'arm_sin_f32(float32_t x): arm_sin_f32.c']]],
+  ['arm_5fsin_5ff32_2ec',['arm_sin_f32.c',['../arm__sin__f32_8c.html',1,'']]],
+  ['arm_5fsin_5fq15',['arm_sin_q15',['../group__sin.html#ga1fc6d6640be6cfa688a8bea0a48397ee',1,'arm_sin_q15(q15_t x): arm_sin_q15.c'],['../group__sin.html#ga1fc6d6640be6cfa688a8bea0a48397ee',1,'arm_sin_q15(q15_t x): arm_sin_q15.c']]],
+  ['arm_5fsin_5fq15_2ec',['arm_sin_q15.c',['../arm__sin__q15_8c.html',1,'']]],
+  ['arm_5fsin_5fq31',['arm_sin_q31',['../group__sin.html#ga57aade7d8892585992cdc6375bd82f9c',1,'arm_sin_q31(q31_t x): arm_sin_q31.c'],['../group__sin.html#ga57aade7d8892585992cdc6375bd82f9c',1,'arm_sin_q31(q31_t x): arm_sin_q31.c']]],
+  ['arm_5fsin_5fq31_2ec',['arm_sin_q31.c',['../arm__sin__q31_8c.html',1,'']]],
+  ['arm_5fsnr_5ff32',['arm_snr_f32',['../arm__convolution__example_2math__helper_8c.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c']]],
+  ['arm_5fsplit_5frfft_5ff32',['arm_split_rfft_f32',['../arm__rfft__f32_8c.html#a6cfdb6bdc66b13732ef2351caf98fdbb',1,'arm_rfft_f32.c']]],
+  ['arm_5fsplit_5frfft_5fq15',['arm_split_rfft_q15',['../arm__rfft__q15_8c.html#a7c2a21793586f9a69c42140665550e09',1,'arm_rfft_q15.c']]],
+  ['arm_5fsplit_5frfft_5fq31',['arm_split_rfft_q31',['../arm__rfft__q31_8c.html#a520e1c358d44fcd2724cb19d46eb5dfa',1,'arm_rfft_q31.c']]],
+  ['arm_5fsplit_5frifft_5ff32',['arm_split_rifft_f32',['../arm__rfft__f32_8c.html#a585bef78c103d150a116241a4feb6442',1,'arm_rfft_f32.c']]],
+  ['arm_5fsplit_5frifft_5fq15',['arm_split_rifft_q15',['../arm__rfft__q15_8c.html#aa72a531dd15a53570dddaf01b62158f4',1,'arm_rfft_q15.c']]],
+  ['arm_5fsplit_5frifft_5fq31',['arm_split_rifft_q31',['../arm__rfft__q31_8c.html#acc62dd39a59091c4d6a80d4e55adeb13',1,'arm_rfft_q31.c']]],
+  ['arm_5fsqrt_5ff32',['arm_sqrt_f32',['../group__SQRT.html#ga697d82c2747a3302cf44e7c9583da2e8',1,'arm_math.h']]],
+  ['arm_5fsqrt_5fq15',['arm_sqrt_q15',['../group__SQRT.html#ga5abe5ca724f3e15849662b03752c1238',1,'arm_sqrt_q15.c']]],
+  ['arm_5fsqrt_5fq15_2ec',['arm_sqrt_q15.c',['../arm__sqrt__q15_8c.html',1,'']]],
+  ['arm_5fsqrt_5fq31',['arm_sqrt_q31',['../group__SQRT.html#ga119e25831e141d734d7ef10636670058',1,'arm_sqrt_q31.c']]],
+  ['arm_5fsqrt_5fq31_2ec',['arm_sqrt_q31.c',['../arm__sqrt__q31_8c.html',1,'']]],
+  ['arm_5fstatus',['arm_status',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6',1,'arm_math.h']]],
+  ['arm_5fstd_5ff32',['arm_std_f32',['../group__STD.html#ga4969b5b5f3d001377bc401a3ee99dfc2',1,'arm_std_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_std_f32.c'],['../group__STD.html#ga4969b5b5f3d001377bc401a3ee99dfc2',1,'arm_std_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_std_f32.c']]],
+  ['arm_5fstd_5ff32_2ec',['arm_std_f32.c',['../arm__std__f32_8c.html',1,'']]],
+  ['arm_5fstd_5fq15',['arm_std_q15',['../group__STD.html#gaf9d27afa9928ff28a63cd98ea9218a72',1,'arm_std_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult): arm_std_q15.c'],['../group__STD.html#gaf9d27afa9928ff28a63cd98ea9218a72',1,'arm_std_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult): arm_std_q15.c']]],
+  ['arm_5fstd_5fq15_2ec',['arm_std_q15.c',['../arm__std__q15_8c.html',1,'']]],
+  ['arm_5fstd_5fq31',['arm_std_q31',['../group__STD.html#ga39495e74f96116178be085c9dc7742f5',1,'arm_std_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_std_q31.c'],['../group__STD.html#ga39495e74f96116178be085c9dc7742f5',1,'arm_std_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_std_q31.c']]],
+  ['arm_5fstd_5fq31_2ec',['arm_std_q31.c',['../arm__std__q31_8c.html',1,'']]],
+  ['arm_5fsub_5ff32',['arm_sub_f32',['../group__BasicSub.html#ga7f975a472de286331134227c08aad826',1,'arm_sub_f32(float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize): arm_sub_f32.c'],['../group__BasicSub.html#ga7f975a472de286331134227c08aad826',1,'arm_sub_f32(float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize): arm_sub_f32.c']]],
+  ['arm_5fsub_5ff32_2ec',['arm_sub_f32.c',['../arm__sub__f32_8c.html',1,'']]],
+  ['arm_5fsub_5fq15',['arm_sub_q15',['../group__BasicSub.html#ga997a8ee93088d15bda23c325d455b588',1,'arm_sub_q15(q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize): arm_sub_q15.c'],['../group__BasicSub.html#ga997a8ee93088d15bda23c325d455b588',1,'arm_sub_q15(q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize): arm_sub_q15.c']]],
+  ['arm_5fsub_5fq15_2ec',['arm_sub_q15.c',['../arm__sub__q15_8c.html',1,'']]],
+  ['arm_5fsub_5fq31',['arm_sub_q31',['../group__BasicSub.html#ga28aa6908d092752144413e21933dc878',1,'arm_sub_q31(q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize): arm_sub_q31.c'],['../group__BasicSub.html#ga28aa6908d092752144413e21933dc878',1,'arm_sub_q31(q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize): arm_sub_q31.c']]],
+  ['arm_5fsub_5fq31_2ec',['arm_sub_q31.c',['../arm__sub__q31_8c.html',1,'']]],
+  ['arm_5fsub_5fq7',['arm_sub_q7',['../group__BasicSub.html#gab09941de7dfeb247e5c29b406a435fcc',1,'arm_sub_q7(q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize): arm_sub_q7.c'],['../group__BasicSub.html#gab09941de7dfeb247e5c29b406a435fcc',1,'arm_sub_q7(q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize): arm_sub_q7.c']]],
+  ['arm_5fsub_5fq7_2ec',['arm_sub_q7.c',['../arm__sub__q7_8c.html',1,'']]],
+  ['arm_5fvar_5ff32',['arm_var_f32',['../group__variance.html#ga393f26c5a3bfa05624fb8d32232a6d96',1,'arm_var_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_var_f32.c'],['../group__variance.html#ga393f26c5a3bfa05624fb8d32232a6d96',1,'arm_var_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_var_f32.c']]],
+  ['arm_5fvar_5ff32_2ec',['arm_var_f32.c',['../arm__var__f32_8c.html',1,'']]],
+  ['arm_5fvar_5fq15',['arm_var_q15',['../group__variance.html#ga79dce009ed2de28a125aeb3f19631654',1,'arm_var_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult): arm_var_q15.c'],['../group__variance.html#ga79dce009ed2de28a125aeb3f19631654',1,'arm_var_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult): arm_var_q15.c']]],
+  ['arm_5fvar_5fq15_2ec',['arm_var_q15.c',['../arm__var__q15_8c.html',1,'']]],
+  ['arm_5fvar_5fq31',['arm_var_q31',['../group__variance.html#gac02873f1c2cc80adfd799305f0e6465d',1,'arm_var_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_var_q31.c'],['../group__variance.html#gac02873f1c2cc80adfd799305f0e6465d',1,'arm_var_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_var_q31.c']]],
+  ['arm_5fvar_5fq31_2ec',['arm_var_q31.c',['../arm__var__q31_8c.html',1,'']]],
+  ['arm_5fvariance_5fexample_5ff32_2ec',['arm_variance_example_f32.c',['../arm__variance__example__f32_8c.html',1,'']]],
+  ['armbitrevindextable1024',['armBitRevIndexTable1024',['../arm__common__tables_8h.html#a08dd0b98fa4cc50cad0f48ce752f8149',1,'armBitRevIndexTable1024(): arm_common_tables.c'],['../arm__common__tables_8c.html#a08dd0b98fa4cc50cad0f48ce752f8149',1,'armBitRevIndexTable1024(): arm_common_tables.c']]],
+  ['armbitrevindextable128',['armBitRevIndexTable128',['../arm__common__tables_8h.html#a04711bbb245f2ac7202db666eaaf10f2',1,'armBitRevIndexTable128(): arm_common_tables.c'],['../arm__common__tables_8c.html#a04711bbb245f2ac7202db666eaaf10f2',1,'armBitRevIndexTable128(): arm_common_tables.c']]],
+  ['armbitrevindextable16',['armBitRevIndexTable16',['../arm__common__tables_8h.html#a1d4574fdfbfd5698054602b26ad97575',1,'armBitRevIndexTable16(): arm_common_tables.c'],['../arm__common__tables_8c.html#a1d4574fdfbfd5698054602b26ad97575',1,'armBitRevIndexTable16(): arm_common_tables.c']]],
+  ['armbitrevindextable2048',['armBitRevIndexTable2048',['../arm__common__tables_8h.html#adaa1b91f1cb7be2c5e236a3c3352caa0',1,'armBitRevIndexTable2048(): arm_common_tables.c'],['../arm__common__tables_8c.html#adaa1b91f1cb7be2c5e236a3c3352caa0',1,'armBitRevIndexTable2048(): arm_common_tables.c']]],
+  ['armbitrevindextable256',['armBitRevIndexTable256',['../arm__common__tables_8h.html#a77b17c8e7539af315c57de27610d8407',1,'armBitRevIndexTable256(): arm_common_tables.c'],['../arm__common__tables_8c.html#a77b17c8e7539af315c57de27610d8407',1,'armBitRevIndexTable256(): arm_common_tables.c']]],
+  ['armbitrevindextable32',['armBitRevIndexTable32',['../arm__common__tables_8h.html#a5eee9bb0fadbf7753c02cfcff1226185',1,'armBitRevIndexTable32(): arm_common_tables.c'],['../arm__common__tables_8c.html#a5eee9bb0fadbf7753c02cfcff1226185',1,'armBitRevIndexTable32(): arm_common_tables.c']]],
+  ['armbitrevindextable4096',['armBitRevIndexTable4096',['../arm__common__tables_8h.html#a8ffa3e551ae1de2bdafc33beba9c83eb',1,'armBitRevIndexTable4096(): arm_common_tables.c'],['../arm__common__tables_8c.html#a8ffa3e551ae1de2bdafc33beba9c83eb',1,'armBitRevIndexTable4096(): arm_common_tables.c']]],
+  ['armbitrevindextable512',['armBitRevIndexTable512',['../arm__common__tables_8h.html#a297a311183fb6d17d7ee0152ad1e43f3',1,'armBitRevIndexTable512(): arm_common_tables.c'],['../arm__common__tables_8c.html#a297a311183fb6d17d7ee0152ad1e43f3',1,'armBitRevIndexTable512(): arm_common_tables.c']]],
+  ['armbitrevindextable64',['armBitRevIndexTable64',['../arm__common__tables_8h.html#a07798450c81fc35b0e1b79359ee06ea1',1,'armBitRevIndexTable64(): arm_common_tables.c'],['../arm__common__tables_8c.html#a07798450c81fc35b0e1b79359ee06ea1',1,'armBitRevIndexTable64(): arm_common_tables.c']]],
+  ['armbitrevindextable_5f1024_5ftable_5flength',['ARMBITREVINDEXTABLE_1024_TABLE_LENGTH',['../arm__common__tables_8h.html#a5f6f615f438c5134a9b7e746139705df',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5f128_5ftable_5flength',['ARMBITREVINDEXTABLE_128_TABLE_LENGTH',['../arm__common__tables_8h.html#abb73376f7efda869394aab2acef4291c',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5f16_5ftable_5flength',['ARMBITREVINDEXTABLE_16_TABLE_LENGTH',['../arm__common__tables_8h.html#ae238c932ca2cc11cc8aebdfc953adb63',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5f2048_5ftable_5flength',['ARMBITREVINDEXTABLE_2048_TABLE_LENGTH',['../arm__common__tables_8h.html#a3c561d85c5fc37cf2e111123d32353c3',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5f256_5ftable_5flength',['ARMBITREVINDEXTABLE_256_TABLE_LENGTH',['../arm__common__tables_8h.html#aa7dc18c3b4f8d76f5a29f7b182007934',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5f32_5ftable_5flength',['ARMBITREVINDEXTABLE_32_TABLE_LENGTH',['../arm__common__tables_8h.html#a53e4f11ab8b72fd91e9654efe1154ca5',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5f4096_5ftable_5flength',['ARMBITREVINDEXTABLE_4096_TABLE_LENGTH',['../arm__common__tables_8h.html#ae89013dc2971400f8afa166c578ad944',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5f512_5ftable_5flength',['ARMBITREVINDEXTABLE_512_TABLE_LENGTH',['../arm__common__tables_8h.html#ab21231782baf177ef3edad11aeba5a4f',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5f64_5ftable_5flength',['ARMBITREVINDEXTABLE_64_TABLE_LENGTH',['../arm__common__tables_8h.html#aa4cbc689396d844f626d942ef28eb4ba',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5ffixed_5f1024',['armBitRevIndexTable_fixed_1024',['../arm__common__tables_8h.html#a579beb19201fab01210c37253447fa52',1,'armBitRevIndexTable_fixed_1024(): arm_common_tables.c'],['../arm__common__tables_8c.html#a579beb19201fab01210c37253447fa52',1,'armBitRevIndexTable_fixed_1024(): arm_common_tables.c']]],
+  ['armbitrevindextable_5ffixed_5f1024_5ftable_5flength',['ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH',['../arm__common__tables_8h.html#ab78db333c5f36a927cf5f6b492e93dd3',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5ffixed_5f128',['armBitRevIndexTable_fixed_128',['../arm__common__tables_8h.html#ae026eb3302d18a88f6d9a45070bb34a9',1,'armBitRevIndexTable_fixed_128(): arm_common_tables.c'],['../arm__common__tables_8c.html#ae026eb3302d18a88f6d9a45070bb34a9',1,'armBitRevIndexTable_fixed_128(): arm_common_tables.c']]],
+  ['armbitrevindextable_5ffixed_5f128_5ftable_5flength',['ARMBITREVINDEXTABLE_FIXED_128_TABLE_LENGTH',['../arm__common__tables_8h.html#a274d724b2798c114102f561ac4d9cb17',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5ffixed_5f16',['armBitRevIndexTable_fixed_16',['../arm__common__tables_8h.html#a4685f68ca0a6c8f40d1a5738d2ce3797',1,'armBitRevIndexTable_fixed_16(): arm_common_tables.c'],['../arm__common__tables_8c.html#a4685f68ca0a6c8f40d1a5738d2ce3797',1,'armBitRevIndexTable_fixed_16(): arm_common_tables.c']]],
+  ['armbitrevindextable_5ffixed_5f16_5ftable_5flength',['ARMBITREVINDEXTABLE_FIXED_16_TABLE_LENGTH',['../arm__common__tables_8h.html#ab8f00f11c681f734778ea7d9cecb3fe3',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5ffixed_5f2048',['armBitRevIndexTable_fixed_2048',['../arm__common__tables_8h.html#ad888a207e20f601ed80b2ad43428c8cc',1,'armBitRevIndexTable_fixed_2048(): arm_common_tables.c'],['../arm__common__tables_8c.html#ad888a207e20f601ed80b2ad43428c8cc',1,'armBitRevIndexTable_fixed_2048(): arm_common_tables.c']]],
+  ['armbitrevindextable_5ffixed_5f2048_5ftable_5flength',['ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH',['../arm__common__tables_8h.html#a7dbfc9019953b525d83184a50f9976cc',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5ffixed_5f256',['armBitRevIndexTable_fixed_256',['../arm__common__tables_8h.html#a14e05e3c3a86ebd7ee0d33c85d67803f',1,'armBitRevIndexTable_fixed_256(): arm_common_tables.c'],['../arm__common__tables_8c.html#a14e05e3c3a86ebd7ee0d33c85d67803f',1,'armBitRevIndexTable_fixed_256(): arm_common_tables.c']]],
+  ['armbitrevindextable_5ffixed_5f256_5ftable_5flength',['ARMBITREVINDEXTABLE_FIXED_256_TABLE_LENGTH',['../arm__common__tables_8h.html#a11c6f68fdde47cf4d0143354533399c9',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5ffixed_5f32',['armBitRevIndexTable_fixed_32',['../arm__common__tables_8h.html#ac5dc7168ea9694ae75adac3cc567bce8',1,'armBitRevIndexTable_fixed_32(): arm_common_tables.c'],['../arm__common__tables_8c.html#ac5dc7168ea9694ae75adac3cc567bce8',1,'armBitRevIndexTable_fixed_32(): arm_common_tables.c']]],
+  ['armbitrevindextable_5ffixed_5f32_5ftable_5flength',['ARMBITREVINDEXTABLE_FIXED_32_TABLE_LENGTH',['../arm__common__tables_8h.html#aae3857ea311fb1832bb4451ec77c77c4',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5ffixed_5f4096',['armBitRevIndexTable_fixed_4096',['../arm__common__tables_8h.html#a2db644df1e878209441166cbb8d0db4f',1,'armBitRevIndexTable_fixed_4096(): arm_common_tables.c'],['../arm__common__tables_8c.html#a2db644df1e878209441166cbb8d0db4f',1,'armBitRevIndexTable_fixed_4096(): arm_common_tables.c']]],
+  ['armbitrevindextable_5ffixed_5f4096_5ftable_5flength',['ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH',['../arm__common__tables_8h.html#acbf48883fbb31d3dc71d232aa8e8f91f',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5ffixed_5f512',['armBitRevIndexTable_fixed_512',['../arm__common__tables_8h.html#ae78e67d99c9870210f5776a6dab7266e',1,'armBitRevIndexTable_fixed_512(): arm_common_tables.c'],['../arm__common__tables_8c.html#ae78e67d99c9870210f5776a6dab7266e',1,'armBitRevIndexTable_fixed_512(): arm_common_tables.c']]],
+  ['armbitrevindextable_5ffixed_5f512_5ftable_5flength',['ARMBITREVINDEXTABLE_FIXED_512_TABLE_LENGTH',['../arm__common__tables_8h.html#a03e3f60f55c4cb2d4b34cc1b4f805e6e',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5ffixed_5f64',['armBitRevIndexTable_fixed_64',['../arm__common__tables_8h.html#a162819f8903f8b65ff40adc195aec214',1,'armBitRevIndexTable_fixed_64(): arm_common_tables.c'],['../arm__common__tables_8c.html#a162819f8903f8b65ff40adc195aec214',1,'armBitRevIndexTable_fixed_64(): arm_common_tables.c']]],
+  ['armbitrevindextable_5ffixed_5f64_5ftable_5flength',['ARMBITREVINDEXTABLE_FIXED_64_TABLE_LENGTH',['../arm__common__tables_8h.html#ad3ffb74158ea438cc1a78eb17991df55',1,'arm_common_tables.h']]],
+  ['armbitrevtable',['armBitRevTable',['../group__CFFT__CIFFT.html#gae247e83ad50d474107254e25b36ad42b',1,'armBitRevTable(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gae247e83ad50d474107254e25b36ad42b',1,'armBitRevTable(): arm_common_tables.c']]],
+  ['armreciptableq15',['armRecipTableQ15',['../arm__common__tables_8h.html#a56d3642e4ee33e3ada57ff11ecda1498',1,'armRecipTableQ15(): arm_common_tables.c'],['../arm__common__tables_8c.html#a66ca8ac5f3a63d9962f501ae60aa32be',1,'armRecipTableQ15(): arm_common_tables.c']]],
+  ['armreciptableq31',['armRecipTableQ31',['../arm__common__tables_8h.html#aae6056f6c4e8f7e494445196bf864479',1,'armRecipTableQ31(): arm_common_tables.c'],['../arm__common__tables_8c.html#aae6056f6c4e8f7e494445196bf864479',1,'armRecipTableQ31(): arm_common_tables.c']]],
+  ['at_5ff32',['AT_f32',['../arm__matrix__example__f32_8c.html#a46dc2aa6dfc692af7b4a1379d7329ccd',1,'arm_matrix_example_f32.c']]],
+  ['atma_5ff32',['ATMA_f32',['../arm__matrix__example__f32_8c.html#a867497c6bf86014513bf2ad3551aa896',1,'arm_matrix_example_f32.c']]],
+  ['atmai_5ff32',['ATMAI_f32',['../arm__matrix__example__f32_8c.html#a44425c149c52b326a3b7a77676686f00',1,'arm_matrix_example_f32.c']]],
+  ['axb',['AxB',['../arm__convolution__example__f32_8c.html#a13521f3164dc55679f43b7cb2e41e098',1,'arm_convolution_example_f32.c']]],
+  ['math_5fhelper_2ec',['math_helper.c',['../arm__convolution__example_2math__helper_8c.html',1,'']]],
+  ['math_5fhelper_2ec',['math_helper.c',['../arm__fir__example_2math__helper_8c.html',1,'']]],
+  ['math_5fhelper_2ec',['math_helper.c',['../arm__signal__converge__example_2math__helper_8c.html',1,'']]],
+  ['math_5fhelper_2ec',['math_helper.c',['../arm__linear__interp__example_2math__helper_8c.html',1,'']]],
+  ['math_5fhelper_2ec',['math_helper.c',['../arm__graphic__equalizer__example_2math__helper_8c.html',1,'']]],
+  ['math_5fhelper_2ec',['math_helper.c',['../arm__matrix__example_2math__helper_8c.html',1,'']]],
+  ['math_5fhelper_2eh',['math_helper.h',['../arm__linear__interp__example_2math__helper_8h.html',1,'']]],
+  ['math_5fhelper_2eh',['math_helper.h',['../arm__convolution__example_2math__helper_8h.html',1,'']]],
+  ['math_5fhelper_2eh',['math_helper.h',['../arm__graphic__equalizer__example_2math__helper_8h.html',1,'']]],
+  ['math_5fhelper_2eh',['math_helper.h',['../arm__fir__example_2math__helper_8h.html',1,'']]],
+  ['math_5fhelper_2eh',['math_helper.h',['../arm__matrix__example_2math__helper_8h.html',1,'']]],
+  ['math_5fhelper_2eh',['math_helper.h',['../arm__signal__converge__example_2math__helper_8h.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/all_10.html b/docs/DSP/html/search/all_10.html
new file mode 100644
index 0000000..c55c836
--- /dev/null
+++ b/docs/DSP/html/search/all_10.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_10.js b/docs/DSP/html/search/all_10.js
new file mode 100644
index 0000000..8efe4a8
--- /dev/null
+++ b/docs/DSP/html/search/all_10.js
@@ -0,0 +1,7 @@
+var searchData=
+[
+  ['q15_5ft',['q15_t',['../arm__math_8h.html#ab5a8fb21a5b3b983d5f54f31614052ea',1,'arm_math.h']]],
+  ['q31_5ft',['q31_t',['../arm__math_8h.html#adc89a3547f5324b7b3b95adec3806bc0',1,'arm_math.h']]],
+  ['q63_5ft',['q63_t',['../arm__math_8h.html#a5aea1cb12fc02d9d44c8abf217eaa5c6',1,'arm_math.h']]],
+  ['q7_5ft',['q7_t',['../arm__math_8h.html#ae541b6f232c305361e9b416fc9eed263',1,'arm_math.h']]]
+];
diff --git a/docs/DSP/html/search/all_11.html b/docs/DSP/html/search/all_11.html
new file mode 100644
index 0000000..6f3943a
--- /dev/null
+++ b/docs/DSP/html/search/all_11.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_11.js b/docs/DSP/html/search/all_11.js
new file mode 100644
index 0000000..22c2664
--- /dev/null
+++ b/docs/DSP/html/search/all_11.js
@@ -0,0 +1,18 @@
+var searchData=
+[
+  ['revision_20history_20of_20cmsis_2ddsp',['Revision History of CMSIS-DSP',['../ChangeLog_pg.html',1,'']]],
+  ['realcoefa',['realCoefA',['../group__RealFFT__Table.html#ga8b1ad947c470596674fa3364e16045c6',1,'arm_rfft_init_f32.c']]],
+  ['realcoefaq15',['realCoefAQ15',['../group__RealFFT__Table.html#ga11e84d0ee257a547f749b37dd0078d36',1,'realCoefAQ15(): arm_rfft_init_q15.c'],['../group__RealFFT__Table.html#ga11e84d0ee257a547f749b37dd0078d36',1,'realCoefAQ15(): arm_rfft_init_q15.c']]],
+  ['realcoefaq31',['realCoefAQ31',['../group__RealFFT__Table.html#gaf1592a6cf0504675205074a43c3728a2',1,'realCoefAQ31(): arm_rfft_init_q31.c'],['../group__RealFFT__Table.html#gaf1592a6cf0504675205074a43c3728a2',1,'realCoefAQ31(): arm_rfft_init_q31.c']]],
+  ['realcoefb',['realCoefB',['../group__RealFFT__Table.html#gac52f98b52a1f03bfac8b57a67ba07397',1,'arm_rfft_init_f32.c']]],
+  ['realcoefbq15',['realCoefBQ15',['../group__RealFFT__Table.html#gac871666f018b70938b2b98017628cb97',1,'realCoefBQ15(): arm_rfft_init_q15.c'],['../group__RealFFT__Table.html#gac871666f018b70938b2b98017628cb97',1,'realCoefBQ15(): arm_rfft_init_q15.c']]],
+  ['realcoefbq31',['realCoefBQ31',['../group__RealFFT__Table.html#ga1eb5745728a61c3715755f5d69a4a960',1,'realCoefBQ31(): arm_rfft_init_q31.c'],['../group__RealFFT__Table.html#ga1eb5745728a61c3715755f5d69a4a960',1,'realCoefBQ31(): arm_rfft_init_q31.c']]],
+  ['real_20fft_20functions',['Real FFT Functions',['../group__RealFFT.html',1,'']]],
+  ['real_20fft_20tables',['Real FFT Tables',['../group__RealFFT__Table.html',1,'']]],
+  ['reciptable',['recipTable',['../structarm__lms__norm__instance__q31.html#a85836d0907077b9ac660f7bbbaa9d694',1,'arm_lms_norm_instance_q31::recipTable()'],['../structarm__lms__norm__instance__q15.html#a9aabb0e4c79f3db807e7a441fa36f5f8',1,'arm_lms_norm_instance_q15::recipTable()']]],
+  ['refdotprodout',['refDotProdOut',['../arm__dotproduct__example__f32_8c.html#ad57c1f9ad68d098d79b15ec6844a26fc',1,'arm_dotproduct_example_f32.c']]],
+  ['refindex',['refIndex',['../arm__fft__bin__example__f32_8c.html#aec50b0f697fd9e7e7e244487a4bd57e4',1,'arm_fft_bin_example_f32.c']]],
+  ['refoutput',['refOutput',['../arm__fir__data_8c.html#aa7570f8c2e7a3c929d9d32a14a51389f',1,'refOutput(): arm_fir_data.c'],['../arm__fir__example__f32_8c.html#a12d0acaa028f1dcd964d2d188e7df331',1,'refOutput(): arm_fir_data.c']]],
+  ['refvarianceout',['refVarianceOut',['../arm__variance__example__f32_8c.html#a26cbbfe2a7905669e8440159465050df',1,'arm_variance_example_f32.c']]],
+  ['root_20mean_20square_20_28rms_29',['Root mean square (RMS)',['../group__RMS.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/all_12.html b/docs/DSP/html/search/all_12.html
new file mode 100644
index 0000000..3c7c89e
--- /dev/null
+++ b/docs/DSP/html/search/all_12.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_12.js b/docs/DSP/html/search/all_12.js
new file mode 100644
index 0000000..fd6530b
--- /dev/null
+++ b/docs/DSP/html/search/all_12.js
@@ -0,0 +1,31 @@
+var searchData=
+[
+  ['statistics_20functions',['Statistics Functions',['../group__groupStats.html',1,'']]],
+  ['support_20functions',['Support Functions',['../group__groupSupport.html',1,'']]],
+  ['signal_20convergence_20example',['Signal Convergence Example',['../group__SignalConvergence.html',1,'']]],
+  ['sine',['Sine',['../group__sin.html',1,'']]],
+  ['sine_20cosine',['Sine Cosine',['../group__SinCos.html',1,'']]],
+  ['sinecosine_20example',['SineCosine Example',['../group__SinCosExample.html',1,'']]],
+  ['sinoutput',['sinOutput',['../arm__sin__cos__example__f32_8c.html#a1e232694019f6b61710fbff5ee27126c',1,'arm_sin_cos_example_f32.c']]],
+  ['sinsquareoutput',['sinSquareOutput',['../arm__sin__cos__example__f32_8c.html#aa5a66e866ebb91eb971f2805209e9d36',1,'arm_sin_cos_example_f32.c']]],
+  ['sint',['Sint',['../structarm__rfft__fast__instance__f32.html#a37419ababdfb3151b1891ae6bcd21012',1,'arm_rfft_fast_instance_f32']]],
+  ['sintable_5ff32',['sinTable_f32',['../arm__common__tables_8h.html#a1dec82d596780f1a66ef4f76f137c1d9',1,'sinTable_f32(): arm_common_tables.c'],['../arm__common__tables_8c.html#a1dec82d596780f1a66ef4f76f137c1d9',1,'sinTable_f32(): arm_common_tables.c']]],
+  ['sintable_5fq15',['sinTable_q15',['../arm__common__tables_8h.html#a9cbcfe313f61add745ebfeddb4fecd55',1,'sinTable_q15(): arm_common_tables.c'],['../arm__common__tables_8c.html#a9cbcfe313f61add745ebfeddb4fecd55',1,'sinTable_q15(): arm_common_tables.c']]],
+  ['sintable_5fq31',['sinTable_q31',['../arm__common__tables_8h.html#a8bfccee9e1c0042cf4a765f4b19d097d',1,'sinTable_q31(): arm_common_tables.c'],['../arm__common__tables_8c.html#a8bfccee9e1c0042cf4a765f4b19d097d',1,'sinTable_q31(): arm_common_tables.c']]],
+  ['snr',['snr',['../arm__convolution__example__f32_8c.html#af06013f588a7003278de222913c9d819',1,'snr(): arm_convolution_example_f32.c'],['../arm__fir__example__f32_8c.html#af06013f588a7003278de222913c9d819',1,'snr(): arm_fir_example_f32.c'],['../arm__graphic__equalizer__example__q31_8c.html#af06013f588a7003278de222913c9d819',1,'snr(): arm_graphic_equalizer_example_q31.c'],['../arm__matrix__example__f32_8c.html#af06013f588a7003278de222913c9d819',1,'snr(): arm_matrix_example_f32.c']]],
+  ['snr1',['snr1',['../arm__linear__interp__example__f32_8c.html#ad492c21cf2dd4e9199ae46c77f812cbc',1,'arm_linear_interp_example_f32.c']]],
+  ['snr2',['snr2',['../arm__linear__interp__example__f32_8c.html#a269948ab25f230d33e3f22eab85aa1cf',1,'arm_linear_interp_example_f32.c']]],
+  ['snr_5fthreshold',['SNR_THRESHOLD',['../arm__convolution__example__f32_8c.html#af08ec3fef897d77c6817638bf0e0c5c6',1,'SNR_THRESHOLD(): arm_convolution_example_f32.c'],['../arm__linear__interp__example__f32_8c.html#af08ec3fef897d77c6817638bf0e0c5c6',1,'SNR_THRESHOLD(): arm_linear_interp_example_f32.c'],['../arm__matrix__example__f32_8c.html#af08ec3fef897d77c6817638bf0e0c5c6',1,'SNR_THRESHOLD(): arm_matrix_example_f32.c']]],
+  ['snr_5fthreshold_5ff32',['SNR_THRESHOLD_F32',['../arm__fir__example__f32_8c.html#af7d1dd4deffa8e7ed6429e5dd0fe1812',1,'SNR_THRESHOLD_F32(): arm_fir_example_f32.c'],['../arm__graphic__equalizer__example__q31_8c.html#af7d1dd4deffa8e7ed6429e5dd0fe1812',1,'SNR_THRESHOLD_F32(): arm_graphic_equalizer_example_q31.c']]],
+  ['square_20root',['Square Root',['../group__SQRT.html',1,'']]],
+  ['srca_5fbuf_5ff32',['srcA_buf_f32',['../arm__dotproduct__example__f32_8c.html#a0c248a472fdc0507e4ab7d693e4876b6',1,'arm_dotproduct_example_f32.c']]],
+  ['srcalen',['srcALen',['../arm__convolution__example__f32_8c.html#ace48ed566e2cd6a680f0681192e6af28',1,'arm_convolution_example_f32.c']]],
+  ['srcb_5fbuf_5ff32',['srcB_buf_f32',['../arm__dotproduct__example__f32_8c.html#a67d9082c1585d4854ae9ca38db170ff5',1,'arm_dotproduct_example_f32.c']]],
+  ['srcblen',['srcBLen',['../arm__convolution__example__f32_8c.html#aea71286f498978c5ed3775609b974fc8',1,'arm_convolution_example_f32.c']]],
+  ['stage_5frfft_5ff32',['stage_rfft_f32',['../arm__rfft__fast__f32_8c.html#a47157c5a53c8aac5e80fda31acf1f9cc',1,'arm_rfft_fast_f32.c']]],
+  ['state',['state',['../structarm__pid__instance__q15.html#a4a3f0a878b5b6b055e3478a2f244cd30',1,'arm_pid_instance_q15::state()'],['../structarm__pid__instance__q31.html#a228e4a64da6014844a0a671a1fa391d4',1,'arm_pid_instance_q31::state()'],['../structarm__pid__instance__f32.html#afd394e1e52fb1d526aa472c83b8f2464',1,'arm_pid_instance_f32::state()']]],
+  ['stateindex',['stateIndex',['../structarm__fir__sparse__instance__f32.html#a57585aeca9dc8686e08df2865375a86d',1,'arm_fir_sparse_instance_f32::stateIndex()'],['../structarm__fir__sparse__instance__q31.html#a557ed9d477e76e4ad2019344f19f568a',1,'arm_fir_sparse_instance_q31::stateIndex()'],['../structarm__fir__sparse__instance__q15.html#a89487f28cab52637426024005e478985',1,'arm_fir_sparse_instance_q15::stateIndex()'],['../structarm__fir__sparse__instance__q7.html#a2d2e65473fe3a3f2b953b4e0b60824df',1,'arm_fir_sparse_instance_q7::stateIndex()']]],
+  ['status',['status',['../arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3',1,'status(): arm_dotproduct_example_f32.c'],['../arm__sin__cos__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3',1,'status(): arm_sin_cos_example_f32.c']]],
+  ['std',['std',['../arm__class__marks__example__f32_8c.html#a150b0cf729b51893379f5b5548d4f989',1,'std(): arm_class_marks_example_f32.c'],['../group__STD.html',1,'(Global Namespace)']]],
+  ['student_5fnum',['student_num',['../arm__class__marks__example__f32_8c.html#a798cf43a3725d7df2fcaf3f328969f53',1,'arm_class_marks_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/all_13.html b/docs/DSP/html/search/all_13.html
new file mode 100644
index 0000000..0bd629b
--- /dev/null
+++ b/docs/DSP/html/search/all_13.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_13.js b/docs/DSP/html/search/all_13.js
new file mode 100644
index 0000000..29fbdf3
--- /dev/null
+++ b/docs/DSP/html/search/all_13.js
@@ -0,0 +1,61 @@
+var searchData=
+[
+  ['transform_20functions',['Transform Functions',['../group__groupTransforms.html',1,'']]],
+  ['table_5fspacing_5fq15',['TABLE_SPACING_Q15',['../arm__math_8h.html#a60b0142af7be007902142add27919b82',1,'arm_math.h']]],
+  ['table_5fspacing_5fq31',['TABLE_SPACING_Q31',['../arm__math_8h.html#a8407c9e1347d10e3bcf0a7014f1fb2ff',1,'arm_math.h']]],
+  ['test_5flength_5fsamples',['TEST_LENGTH_SAMPLES',['../arm__class__marks__example__f32_8c.html#abc004a7fade488e72310fd96c0a101dc',1,'TEST_LENGTH_SAMPLES(): arm_class_marks_example_f32.c'],['../arm__fft__bin__example__f32_8c.html#abc004a7fade488e72310fd96c0a101dc',1,'TEST_LENGTH_SAMPLES(): arm_fft_bin_example_f32.c'],['../arm__fir__example__f32_8c.html#abc004a7fade488e72310fd96c0a101dc',1,'TEST_LENGTH_SAMPLES(): arm_fir_example_f32.c'],['../arm__linear__interp__example__f32_8c.html#abc004a7fade488e72310fd96c0a101dc',1,'TEST_LENGTH_SAMPLES(): arm_linear_interp_example_f32.c'],['../arm__signal__converge__example__f32_8c.html#abc004a7fade488e72310fd96c0a101dc',1,'TEST_LENGTH_SAMPLES(): arm_signal_converge_example_f32.c']]],
+  ['test_5fsignal_5fconverge',['test_signal_converge',['../arm__signal__converge__example__f32_8c.html#a8f521e839d4fad24a4f12a18dfeae5d4',1,'arm_signal_converge_example_f32.c']]],
+  ['test_5fsignal_5fconverge_5fexample',['test_signal_converge_example',['../arm__signal__converge__example__f32_8c.html#ac786d43cbc17bb09738447034ff8e22e',1,'arm_signal_converge_example_f32.c']]],
+  ['testindex',['testIndex',['../arm__fft__bin__example__f32_8c.html#a4a391651dbb95db35ccba70fc4f9e049',1,'arm_fft_bin_example_f32.c']]],
+  ['testinput_5ff32',['testInput_f32',['../arm__graphic__equalizer__data_8c.html#a987ef9f3767fa5e083bcf2dd1efed05c',1,'testInput_f32(): arm_graphic_equalizer_data.c'],['../arm__graphic__equalizer__example__q31_8c.html#aa4699dc6ee05353c83e0be4e69f6ad05',1,'testInput_f32(): arm_graphic_equalizer_data.c'],['../arm__signal__converge__data_8c.html#a898fab3d597516192bb221fb658315cc',1,'testInput_f32(): arm_signal_converge_data.c'],['../arm__signal__converge__example__f32_8c.html#aac98609c83ad8ed2b05c4fd82d2ba59b',1,'testInput_f32(): arm_graphic_equalizer_data.c'],['../arm__sin__cos__example__f32_8c.html#a8b3b7113988efd5bf11a247d07ae39a1',1,'testInput_f32(): arm_sin_cos_example_f32.c'],['../arm__variance__example__f32_8c.html#a9170ec9e681e2b519fe9c46a30455841',1,'testInput_f32(): arm_variance_example_f32.c']]],
+  ['testinput_5ff32_5f10khz',['testInput_f32_10khz',['../arm__fft__bin__data_8c.html#a8a12a8ec4b866be84f4b7d3daf6a1242',1,'testInput_f32_10khz(): arm_fft_bin_data.c'],['../arm__fft__bin__example__f32_8c.html#a3d8ecb82590486ceebccc76263963b16',1,'testInput_f32_10khz(): arm_fft_bin_data.c']]],
+  ['testinput_5ff32_5f1khz_5f15khz',['testInput_f32_1kHz_15kHz',['../arm__fir__data_8c.html#a143154a165358f0016714cb7f1c83970',1,'testInput_f32_1kHz_15kHz(): arm_fir_data.c'],['../arm__fir__example__f32_8c.html#a35d190391c204b677e2839d76ede6e8b',1,'testInput_f32_1kHz_15kHz(): arm_fir_data.c']]],
+  ['testinputa_5ff32',['testInputA_f32',['../arm__convolution__example__f32_8c.html#a7db2f016e1afcb524a2fdc3c5a3cb640',1,'arm_convolution_example_f32.c']]],
+  ['testinputb_5ff32',['testInputB_f32',['../arm__convolution__example__f32_8c.html#acb22287e7e096b677e352dfd363ba60d',1,'arm_convolution_example_f32.c']]],
+  ['testinputsin_5ff32',['testInputSin_f32',['../arm__linear__interp__example__f32_8c.html#a4be0c4d25e63ce04b8cc8ad070805287',1,'arm_linear_interp_example_f32.c']]],
+  ['testlength',['TESTLENGTH',['../arm__graphic__equalizer__example__q31_8c.html#a4f4a95eaace4e7b4e2f5243ed24f6b28',1,'arm_graphic_equalizer_example_q31.c']]],
+  ['testlinintoutput',['testLinIntOutput',['../arm__linear__interp__example__f32_8c.html#a8ca7d0ad6e04efed464bcaacedacf925',1,'arm_linear_interp_example_f32.c']]],
+  ['testmarks_5ff32',['testMarks_f32',['../arm__class__marks__example__f32_8c.html#a0153222efa82b7f1a0ea3835921bf921',1,'arm_class_marks_example_f32.c']]],
+  ['testoutput',['testOutput',['../arm__class__marks__example__f32_8c.html#afd4d61aad5f35a4e42d580004e2f9a1d',1,'testOutput(): arm_class_marks_example_f32.c'],['../arm__dotproduct__example__f32_8c.html#a324833b61eae796082e07d078a67c34f',1,'testOutput(): arm_dotproduct_example_f32.c'],['../arm__fft__bin__example__f32_8c.html#aaaf907bde12051bc8bb5d48b7d315a35',1,'testOutput(): arm_fft_bin_example_f32.c'],['../arm__fir__example__f32_8c.html#afd4d61aad5f35a4e42d580004e2f9a1d',1,'testOutput(): arm_fir_example_f32.c'],['../arm__graphic__equalizer__example__q31_8c.html#a3293e83a154108a1d398bb042e293894',1,'testOutput(): arm_graphic_equalizer_example_q31.c'],['../arm__linear__interp__example__f32_8c.html#afd4d61aad5f35a4e42d580004e2f9a1d',1,'testOutput(): arm_linear_interp_example_f32.c'],['../arm__sin__cos__example__f32_8c.html#a324833b61eae796082e07d078a67c34f',1,'testOutput(): arm_sin_cos_example_f32.c']]],
+  ['testrefoutput_5ff32',['testRefOutput_f32',['../arm__convolution__example__f32_8c.html#a7ede41b07b8766013744c8fdbb80af75',1,'testRefOutput_f32(): arm_convolution_example_f32.c'],['../arm__graphic__equalizer__data_8c.html#a32c13cab7708773e0f86a9677e259c64',1,'testRefOutput_f32(): arm_graphic_equalizer_data.c'],['../arm__graphic__equalizer__example__q31_8c.html#a9cbbafa975d67bc8ee8ea3260fdd5638',1,'testRefOutput_f32(): arm_convolution_example_f32.c'],['../arm__sin__cos__example__f32_8c.html#a8bcb5c1f75ed5f1737e435f0de1850a3',1,'testRefOutput_f32(): arm_sin_cos_example_f32.c']]],
+  ['testrefsinoutput32_5ff32',['testRefSinOutput32_f32',['../arm__linear__interp__example__f32_8c.html#a5a33218d422603f3e5267b6984bdddd1',1,'arm_linear_interp_example_f32.c']]],
+  ['testunity_5ff32',['testUnity_f32',['../arm__class__marks__example__f32_8c.html#a993b9b2a1faf43b319c1c6d58b26e7a1',1,'arm_class_marks_example_f32.c']]],
+  ['twidcoefmodifier',['twidCoefModifier',['../structarm__cfft__radix2__instance__q15.html#a6f2ab87fb4c568656e1f92f687b5c850',1,'arm_cfft_radix2_instance_q15::twidCoefModifier()'],['../structarm__cfft__radix4__instance__q15.html#af32fdc78bcc27ca385f9b76a0a1f71c3',1,'arm_cfft_radix4_instance_q15::twidCoefModifier()'],['../structarm__cfft__radix2__instance__q31.html#ae63ca9193322cd477970c1d2086407d1',1,'arm_cfft_radix2_instance_q31::twidCoefModifier()'],['../structarm__cfft__radix4__instance__q31.html#a8cf8187b8232815cf17ee82bf572ecf9',1,'arm_cfft_radix4_instance_q31::twidCoefModifier()'],['../structarm__cfft__radix2__instance__f32.html#a411f75b6ed01690293f4f5988030ea42',1,'arm_cfft_radix2_instance_f32::twidCoefModifier()'],['../structarm__cfft__radix4__instance__f32.html#abe31ea2157dfa233e389cdfd3b9993ee',1,'arm_cfft_radix4_instance_f32::twidCoefModifier()']]],
+  ['twidcoefrmodifier',['twidCoefRModifier',['../structarm__rfft__instance__q15.html#afd444d05858c5f419980e94e8240d5c3',1,'arm_rfft_instance_q15::twidCoefRModifier()'],['../structarm__rfft__instance__q31.html#a6fc90252b579f7c29e01bd279334fc43',1,'arm_rfft_instance_q31::twidCoefRModifier()'],['../structarm__rfft__instance__f32.html#aede85350fb5ae6baa1b3e8bfa15b18d6',1,'arm_rfft_instance_f32::twidCoefRModifier()']]],
+  ['twiddlecoef',['twiddleCoef',['../arm__common__tables_8h.html#a9bf8c85e4c91b9b55818b3d650d2c761',1,'arm_common_tables.h']]],
+  ['twiddlecoef_5f1024',['twiddleCoef_1024',['../group__CFFT__CIFFT.html#ga27c056eb130a4333d1cc5dd43ec738b1',1,'twiddleCoef_1024(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga27c056eb130a4333d1cc5dd43ec738b1',1,'twiddleCoef_1024(): arm_common_tables.c']]],
+  ['twiddlecoef_5f1024_5fq15',['twiddleCoef_1024_q15',['../group__CFFT__CIFFT.html#ga8a0ec95d866fe96b740e77d6e1356b59',1,'twiddleCoef_1024_q15(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga8a0ec95d866fe96b740e77d6e1356b59',1,'twiddleCoef_1024_q15(): arm_common_tables.c']]],
+  ['twiddlecoef_5f1024_5fq31',['twiddleCoef_1024_q31',['../group__CFFT__CIFFT.html#ga514443c44b62b8b3d240afefebcda310',1,'twiddleCoef_1024_q31(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga514443c44b62b8b3d240afefebcda310',1,'twiddleCoef_1024_q31(): arm_common_tables.c']]],
+  ['twiddlecoef_5f128',['twiddleCoef_128',['../group__CFFT__CIFFT.html#ga948433536dafaac1381decfccf4e2d9c',1,'twiddleCoef_128(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga948433536dafaac1381decfccf4e2d9c',1,'twiddleCoef_128(): arm_common_tables.c']]],
+  ['twiddlecoef_5f128_5fq15',['twiddleCoef_128_q15',['../group__CFFT__CIFFT.html#gabfdd1c5cd2b3f96da5fe5f07c707a8e5',1,'twiddleCoef_128_q15(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gabfdd1c5cd2b3f96da5fe5f07c707a8e5',1,'twiddleCoef_128_q15(): arm_common_tables.c']]],
+  ['twiddlecoef_5f128_5fq31',['twiddleCoef_128_q31',['../group__CFFT__CIFFT.html#gafecf9ed9873415d9f5f17f37b30c7250',1,'twiddleCoef_128_q31(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gafecf9ed9873415d9f5f17f37b30c7250',1,'twiddleCoef_128_q31(): arm_common_tables.c']]],
+  ['twiddlecoef_5f16',['twiddleCoef_16',['../group__CFFT__CIFFT.html#gae75e243ec61706427314270f222e0c8e',1,'twiddleCoef_16(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gae75e243ec61706427314270f222e0c8e',1,'twiddleCoef_16(): arm_common_tables.c']]],
+  ['twiddlecoef_5f16_5fq15',['twiddleCoef_16_q15',['../group__CFFT__CIFFT.html#ga8e4e2e05f4a3112184c96cb3308d6c39',1,'twiddleCoef_16_q15(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga8e4e2e05f4a3112184c96cb3308d6c39',1,'twiddleCoef_16_q15(): arm_common_tables.c']]],
+  ['twiddlecoef_5f16_5fq31',['twiddleCoef_16_q31',['../group__CFFT__CIFFT.html#gaef4697e1ba348c4ac9358f2b9e279e93',1,'twiddleCoef_16_q31(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gaef4697e1ba348c4ac9358f2b9e279e93',1,'twiddleCoef_16_q31(): arm_common_tables.c']]],
+  ['twiddlecoef_5f2048',['twiddleCoef_2048',['../group__CFFT__CIFFT.html#ga23e7f30421a7905b21c2015429779633',1,'twiddleCoef_2048(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga23e7f30421a7905b21c2015429779633',1,'twiddleCoef_2048(): arm_common_tables.c']]],
+  ['twiddlecoef_5f2048_5fq15',['twiddleCoef_2048_q15',['../group__CFFT__CIFFT.html#gadd16ce08ffd1048c385e0534a3b19cbb',1,'twiddleCoef_2048_q15(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gadd16ce08ffd1048c385e0534a3b19cbb',1,'twiddleCoef_2048_q15(): arm_common_tables.c']]],
+  ['twiddlecoef_5f2048_5fq31',['twiddleCoef_2048_q31',['../group__CFFT__CIFFT.html#ga9c5767de9f5a409fd0c2027e6ac67179',1,'twiddleCoef_2048_q31(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga9c5767de9f5a409fd0c2027e6ac67179',1,'twiddleCoef_2048_q31(): arm_common_tables.c']]],
+  ['twiddlecoef_5f256',['twiddleCoef_256',['../group__CFFT__CIFFT.html#gafe813758a03a798e972359a092315be4',1,'twiddleCoef_256(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gafe813758a03a798e972359a092315be4',1,'twiddleCoef_256(): arm_common_tables.c']]],
+  ['twiddlecoef_5f256_5fq15',['twiddleCoef_256_q15',['../group__CFFT__CIFFT.html#ga6099ae5262a0a3a8d9ce1e6da02f0c2e',1,'twiddleCoef_256_q15(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga6099ae5262a0a3a8d9ce1e6da02f0c2e',1,'twiddleCoef_256_q15(): arm_common_tables.c']]],
+  ['twiddlecoef_5f256_5fq31',['twiddleCoef_256_q31',['../group__CFFT__CIFFT.html#gaef1ea005053b715b851cf5f908168ede',1,'twiddleCoef_256_q31(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gaef1ea005053b715b851cf5f908168ede',1,'twiddleCoef_256_q31(): arm_common_tables.c']]],
+  ['twiddlecoef_5f32',['twiddleCoef_32',['../group__CFFT__CIFFT.html#ga78a72c85d88185de98050c930cfc76e3',1,'twiddleCoef_32(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga78a72c85d88185de98050c930cfc76e3',1,'twiddleCoef_32(): arm_common_tables.c']]],
+  ['twiddlecoef_5f32_5fq15',['twiddleCoef_32_q15',['../group__CFFT__CIFFT.html#gac194a4fe04a19051ae1811f69c6e5df2',1,'twiddleCoef_32_q15(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gac194a4fe04a19051ae1811f69c6e5df2',1,'twiddleCoef_32_q15(): arm_common_tables.c']]],
+  ['twiddlecoef_5f32_5fq31',['twiddleCoef_32_q31',['../group__CFFT__CIFFT.html#ga8ba78d5e6ef4bdc58e8f0044e0664a0a',1,'twiddleCoef_32_q31(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga8ba78d5e6ef4bdc58e8f0044e0664a0a',1,'twiddleCoef_32_q31(): arm_common_tables.c']]],
+  ['twiddlecoef_5f4096',['twiddleCoef_4096',['../group__CFFT__CIFFT.html#gae0182d1dd3b2f21aad4e38a815a0bd40',1,'twiddleCoef_4096(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gae0182d1dd3b2f21aad4e38a815a0bd40',1,'twiddleCoef_4096(): arm_common_tables.c']]],
+  ['twiddlecoef_5f4096_5fq15',['twiddleCoef_4096_q15',['../group__CFFT__CIFFT.html#ga9b409d6995eab17805b1d1881d4bc652',1,'twiddleCoef_4096_q15(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga9b409d6995eab17805b1d1881d4bc652',1,'twiddleCoef_4096_q15(): arm_common_tables.c']]],
+  ['twiddlecoef_5f4096_5fq31',['twiddleCoef_4096_q31',['../group__CFFT__CIFFT.html#ga67c0890317deab3391e276f22c1fc400',1,'twiddleCoef_4096_q31(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga67c0890317deab3391e276f22c1fc400',1,'twiddleCoef_4096_q31(): arm_common_tables.c']]],
+  ['twiddlecoef_5f512',['twiddleCoef_512',['../group__CFFT__CIFFT.html#gad8830f0c068ab2cc19f2f87d220fa148',1,'twiddleCoef_512(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gad8830f0c068ab2cc19f2f87d220fa148',1,'twiddleCoef_512(): arm_common_tables.c']]],
+  ['twiddlecoef_5f512_5fq15',['twiddleCoef_512_q15',['../group__CFFT__CIFFT.html#ga6152621af210f847128c6f38958fa385',1,'twiddleCoef_512_q15(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga6152621af210f847128c6f38958fa385',1,'twiddleCoef_512_q15(): arm_common_tables.c']]],
+  ['twiddlecoef_5f512_5fq31',['twiddleCoef_512_q31',['../group__CFFT__CIFFT.html#ga416c61b2f08542a39111e06b0378bebe',1,'twiddleCoef_512_q31(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga416c61b2f08542a39111e06b0378bebe',1,'twiddleCoef_512_q31(): arm_common_tables.c']]],
+  ['twiddlecoef_5f64',['twiddleCoef_64',['../group__CFFT__CIFFT.html#ga4f3c6d98c7e66393b4ef3ac63746e43d',1,'twiddleCoef_64(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga4f3c6d98c7e66393b4ef3ac63746e43d',1,'twiddleCoef_64(): arm_common_tables.c']]],
+  ['twiddlecoef_5f64_5fq15',['twiddleCoef_64_q15',['../group__CFFT__CIFFT.html#gaa0cc411e0b3c82078e85cfdf1b84290f',1,'twiddleCoef_64_q15(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gaa0cc411e0b3c82078e85cfdf1b84290f',1,'twiddleCoef_64_q15(): arm_common_tables.c']]],
+  ['twiddlecoef_5f64_5fq31',['twiddleCoef_64_q31',['../group__CFFT__CIFFT.html#ga6e0a7e941a25a0d74b2e6590307de47e',1,'twiddleCoef_64_q31(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga6e0a7e941a25a0d74b2e6590307de47e',1,'twiddleCoef_64_q31(): arm_common_tables.c']]],
+  ['twiddlecoef_5frfft_5f1024',['twiddleCoef_rfft_1024',['../arm__common__tables_8h.html#aa7d8d3aa9898d557385748a13c959a4c',1,'twiddleCoef_rfft_1024(): arm_common_tables.c'],['../arm__common__tables_8c.html#aa7d8d3aa9898d557385748a13c959a4c',1,'twiddleCoef_rfft_1024(): arm_common_tables.c']]],
+  ['twiddlecoef_5frfft_5f128',['twiddleCoef_rfft_128',['../arm__common__tables_8h.html#af089dd2fe1a543d40a3325982bf45e7c',1,'twiddleCoef_rfft_128(): arm_common_tables.c'],['../arm__common__tables_8c.html#af089dd2fe1a543d40a3325982bf45e7c',1,'twiddleCoef_rfft_128(): arm_common_tables.c']]],
+  ['twiddlecoef_5frfft_5f2048',['twiddleCoef_rfft_2048',['../arm__common__tables_8h.html#a749a5995ebd433a163f7adc474dabcaa',1,'twiddleCoef_rfft_2048(): arm_common_tables.c'],['../arm__common__tables_8c.html#a749a5995ebd433a163f7adc474dabcaa',1,'twiddleCoef_rfft_2048(): arm_common_tables.c']]],
+  ['twiddlecoef_5frfft_5f256',['twiddleCoef_rfft_256',['../arm__common__tables_8h.html#a5c5c161dd469d8e6806664956dae31f9',1,'twiddleCoef_rfft_256(): arm_common_tables.c'],['../arm__common__tables_8c.html#a5c5c161dd469d8e6806664956dae31f9',1,'twiddleCoef_rfft_256(): arm_common_tables.c']]],
+  ['twiddlecoef_5frfft_5f32',['twiddleCoef_rfft_32',['../arm__common__tables_8h.html#a5992afe8574289cd71921651b80bd57d',1,'twiddleCoef_rfft_32(): arm_common_tables.c'],['../arm__common__tables_8c.html#a5992afe8574289cd71921651b80bd57d',1,'twiddleCoef_rfft_32(): arm_common_tables.c']]],
+  ['twiddlecoef_5frfft_5f4096',['twiddleCoef_rfft_4096',['../arm__common__tables_8h.html#a8013d68dd2476c86b77173bb98b87b29',1,'twiddleCoef_rfft_4096(): arm_common_tables.c'],['../arm__common__tables_8c.html#a8013d68dd2476c86b77173bb98b87b29',1,'twiddleCoef_rfft_4096(): arm_common_tables.c']]],
+  ['twiddlecoef_5frfft_5f512',['twiddleCoef_rfft_512',['../arm__common__tables_8h.html#a94bd2fc98798f87003fef5cd0c04d1f5',1,'twiddleCoef_rfft_512(): arm_common_tables.c'],['../arm__common__tables_8c.html#a94bd2fc98798f87003fef5cd0c04d1f5',1,'twiddleCoef_rfft_512(): arm_common_tables.c']]],
+  ['twiddlecoef_5frfft_5f64',['twiddleCoef_rfft_64',['../arm__common__tables_8h.html#a2759d8789e1e6ae2ba7fb8d7f5e9c2ab',1,'twiddleCoef_rfft_64(): arm_common_tables.c'],['../arm__common__tables_8c.html#a2759d8789e1e6ae2ba7fb8d7f5e9c2ab',1,'twiddleCoef_rfft_64(): arm_common_tables.c']]]
+];
diff --git a/docs/DSP/html/search/all_14.html b/docs/DSP/html/search/all_14.html
new file mode 100644
index 0000000..2ad638b
--- /dev/null
+++ b/docs/DSP/html/search/all_14.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_14.js b/docs/DSP/html/search/all_14.js
new file mode 100644
index 0000000..9b4060b
--- /dev/null
+++ b/docs/DSP/html/search/all_14.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['use_5fstatic_5finit',['USE_STATIC_INIT',['../arm__class__marks__example__f32_8c.html#a821d6c5973940580f5a045e7cf64b7f2',1,'arm_class_marks_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/all_15.html b/docs/DSP/html/search/all_15.html
new file mode 100644
index 0000000..d3b5274
--- /dev/null
+++ b/docs/DSP/html/search/all_15.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_15.js b/docs/DSP/html/search/all_15.js
new file mode 100644
index 0000000..9354ef9
--- /dev/null
+++ b/docs/DSP/html/search/all_15.js
@@ -0,0 +1,21 @@
+var searchData=
+[
+  ['vector_20absolute_20value',['Vector Absolute Value',['../group__BasicAbs.html',1,'']]],
+  ['vector_20addition',['Vector Addition',['../group__BasicAdd.html',1,'']]],
+  ['vector_20multiplication',['Vector Multiplication',['../group__BasicMult.html',1,'']]],
+  ['vector_20subtraction',['Vector Subtraction',['../group__BasicSub.html',1,'']]],
+  ['vector_20clarke_20transform',['Vector Clarke Transform',['../group__clarke.html',1,'']]],
+  ['vector_20copy',['Vector Copy',['../group__copy.html',1,'']]],
+  ['vector_20dot_20product',['Vector Dot Product',['../group__dot__prod.html',1,'']]],
+  ['vector_20fill',['Vector Fill',['../group__Fill.html',1,'']]],
+  ['vector_20inverse_20clarke_20transform',['Vector Inverse Clarke Transform',['../group__inv__clarke.html',1,'']]],
+  ['vector_20inverse_20park_20transform',['Vector Inverse Park transform',['../group__inv__park.html',1,'']]],
+  ['vector_20negate',['Vector Negate',['../group__negate.html',1,'']]],
+  ['vector_20offset',['Vector Offset',['../group__offset.html',1,'']]],
+  ['vector_20park_20transform',['Vector Park Transform',['../group__park.html',1,'']]],
+  ['vector_20scale',['Vector Scale',['../group__scale.html',1,'']]],
+  ['vector_20shift',['Vector Shift',['../group__shift.html',1,'']]],
+  ['var',['var',['../arm__class__marks__example__f32_8c.html#a3bd39c4335d84be071cc1eaa9b0a8642',1,'arm_class_marks_example_f32.c']]],
+  ['variance',['Variance',['../group__variance.html',1,'']]],
+  ['variance_20example',['Variance Example',['../group__VarianceExample.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/all_16.html b/docs/DSP/html/search/all_16.html
new file mode 100644
index 0000000..b4e3666
--- /dev/null
+++ b/docs/DSP/html/search/all_16.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_16.js b/docs/DSP/html/search/all_16.js
new file mode 100644
index 0000000..adefa00
--- /dev/null
+++ b/docs/DSP/html/search/all_16.js
@@ -0,0 +1,18 @@
+var searchData=
+[
+  ['weights_5f128',['Weights_128',['../group__DCT4__IDCT4__Table.html#gad00f29d896d64d6da7afbbb9d3e182a4',1,'arm_dct4_init_f32.c']]],
+  ['weights_5f2048',['Weights_2048',['../group__DCT4__IDCT4__Table.html#gac3a2a00b3106dfcb5e0a582f50c65692',1,'arm_dct4_init_f32.c']]],
+  ['weights_5f512',['Weights_512',['../group__DCT4__IDCT4__Table.html#gaeb67b0be5b3c2139d660e02cedeed908',1,'arm_dct4_init_f32.c']]],
+  ['weights_5f8192',['Weights_8192',['../group__DCT4__IDCT4__Table.html#ga45a8ec91e5da91790566105bc7e6f0c2',1,'arm_dct4_init_f32.c']]],
+  ['weightsq15_5f128',['WeightsQ15_128',['../group__DCT4__IDCT4__Table.html#gaa4ff5e6f062efb1d1ec8c6c2207c3727',1,'arm_dct4_init_q15.c']]],
+  ['weightsq15_5f2048',['WeightsQ15_2048',['../group__DCT4__IDCT4__Table.html#ga2235ec700d0d6925d9733f48541d46f5',1,'arm_dct4_init_q15.c']]],
+  ['weightsq15_5f512',['WeightsQ15_512',['../group__DCT4__IDCT4__Table.html#gadc8ee250fc217d6cb5c84dd7c1eb6d31',1,'arm_dct4_init_q15.c']]],
+  ['weightsq15_5f8192',['WeightsQ15_8192',['../group__DCT4__IDCT4__Table.html#ga4fdc60621eb306984a82ce8b2d645bb7',1,'arm_dct4_init_q15.c']]],
+  ['weightsq31_5f128',['WeightsQ31_128',['../group__DCT4__IDCT4__Table.html#ga02d7024538a87214296b01d83ba36b02',1,'arm_dct4_init_q31.c']]],
+  ['weightsq31_5f2048',['WeightsQ31_2048',['../group__DCT4__IDCT4__Table.html#ga725b65c25a02b3cad329e18bb832f65e',1,'arm_dct4_init_q31.c']]],
+  ['weightsq31_5f512',['WeightsQ31_512',['../group__DCT4__IDCT4__Table.html#ga31a8217a96f7d3171921e98398f31596',1,'arm_dct4_init_q31.c']]],
+  ['weightsq31_5f8192',['WeightsQ31_8192',['../group__DCT4__IDCT4__Table.html#ga16bf6bbe5c4c9b35f88253cf7bdcc435',1,'arm_dct4_init_q31.c']]],
+  ['wire1',['wire1',['../arm__signal__converge__example__f32_8c.html#a16e759789fbc05f878863f009066c8ea',1,'wire1(): arm_signal_converge_example_f32.c'],['../arm__variance__example__f32_8c.html#acc43b372d92d5027b9f9cac782c8b3c7',1,'wire1(): arm_variance_example_f32.c']]],
+  ['wire2',['wire2',['../arm__signal__converge__example__f32_8c.html#a4e370163c81ae2b72cc655a6b79e4c6a',1,'wire2(): arm_signal_converge_example_f32.c'],['../arm__variance__example__f32_8c.html#a41a9afab5be5ccd2e6f618b83102f0d1',1,'wire2(): arm_variance_example_f32.c']]],
+  ['wire3',['wire3',['../arm__signal__converge__example__f32_8c.html#a7e2cceadf6ec7f0aa0f698a680fa3a4b',1,'wire3(): arm_signal_converge_example_f32.c'],['../arm__variance__example__f32_8c.html#af61f43ad332a2322e43ced590b6d9768',1,'wire3(): arm_variance_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/all_17.html b/docs/DSP/html/search/all_17.html
new file mode 100644
index 0000000..6dcb33c
--- /dev/null
+++ b/docs/DSP/html/search/all_17.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_17.js b/docs/DSP/html/search/all_17.js
new file mode 100644
index 0000000..bf3ac96
--- /dev/null
+++ b/docs/DSP/html/search/all_17.js
@@ -0,0 +1,8 @@
+var searchData=
+[
+  ['x0',['x0',['../structarm__lms__norm__instance__f32.html#aec958fe89b164a30f38bcca9f5d96218',1,'arm_lms_norm_instance_f32::x0()'],['../structarm__lms__norm__instance__q31.html#a47c4466d644e0d8ba407995adfa9b917',1,'arm_lms_norm_instance_q31::x0()'],['../structarm__lms__norm__instance__q15.html#a3fc1d6f97d2c6d5324871de6895cb7e9',1,'arm_lms_norm_instance_q15::x0()']]],
+  ['x1',['x1',['../structarm__linear__interp__instance__f32.html#a08352dc6ea82fbc0827408e018535481',1,'arm_linear_interp_instance_f32']]],
+  ['x_5ff32',['X_f32',['../arm__matrix__example__f32_8c.html#a98c67c0fc0cb5f2df51b21482d31d21c',1,'arm_matrix_example_f32.c']]],
+  ['xref_5ff32',['xRef_f32',['../arm__matrix__example__f32_8c.html#a6184758419722fa16bb883097c2f596b',1,'arm_matrix_example_f32.c']]],
+  ['xspacing',['xSpacing',['../structarm__linear__interp__instance__f32.html#aa8e2d686b5434a406d390b347b183511',1,'arm_linear_interp_instance_f32::xSpacing()'],['../arm__linear__interp__example__f32_8c.html#a0ecae49cebd837aac53411c8f877503d',1,'XSPACING(): arm_linear_interp_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/all_2.html b/docs/DSP/html/search/all_2.html
new file mode 100644
index 0000000..95ded12
--- /dev/null
+++ b/docs/DSP/html/search/all_2.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_2.js b/docs/DSP/html/search/all_2.js
new file mode 100644
index 0000000..a76c870
--- /dev/null
+++ b/docs/DSP/html/search/all_2.js
@@ -0,0 +1,20 @@
+var searchData=
+[
+  ['b_5ff32',['B_f32',['../arm__matrix__example__f32_8c.html#a974d5f0aace6a99e29ca767907fb3b9f',1,'arm_matrix_example_f32.c']]],
+  ['bilinear_20interpolation',['Bilinear Interpolation',['../group__BilinearInterpolate.html',1,'']]],
+  ['biquad_20cascade_20iir_20filters_20using_20direct_20form_20i_20structure',['Biquad Cascade IIR Filters Using Direct Form I Structure',['../group__BiquadCascadeDF1.html',1,'']]],
+  ['biquad_20cascade_20iir_20filters_20using_20a_20direct_20form_20ii_20transposed_20structure',['Biquad Cascade IIR Filters Using a Direct Form II Transposed Structure',['../group__BiquadCascadeDF2T.html',1,'']]],
+  ['biquadstateband1q31',['biquadStateBand1Q31',['../arm__graphic__equalizer__example__q31_8c.html#a8e7062fa3f8b5ed9849566d16270f4ec',1,'arm_graphic_equalizer_example_q31.c']]],
+  ['biquadstateband2q31',['biquadStateBand2Q31',['../arm__graphic__equalizer__example__q31_8c.html#a4a82090b15ebd0a45048d94f16131782',1,'arm_graphic_equalizer_example_q31.c']]],
+  ['biquadstateband3q31',['biquadStateBand3Q31',['../arm__graphic__equalizer__example__q31_8c.html#ad487a54340631b764952fccf599adc8a',1,'arm_graphic_equalizer_example_q31.c']]],
+  ['biquadstateband4q31',['biquadStateBand4Q31',['../arm__graphic__equalizer__example__q31_8c.html#a122ed5f6d8665139fbe9424a073b3474',1,'arm_graphic_equalizer_example_q31.c']]],
+  ['biquadstateband5q31',['biquadStateBand5Q31',['../arm__graphic__equalizer__example__q31_8c.html#af88658a8c5f87eeea26da30305921b59',1,'arm_graphic_equalizer_example_q31.c']]],
+  ['bitreverseflag',['bitReverseFlag',['../structarm__cfft__radix2__instance__q15.html#af8300c1f60caa21e6b44b9240ab5af19',1,'arm_cfft_radix2_instance_q15::bitReverseFlag()'],['../structarm__cfft__radix4__instance__q15.html#a101e3f7b0bd6b5b14cd5214f23df4133',1,'arm_cfft_radix4_instance_q15::bitReverseFlag()'],['../structarm__cfft__radix2__instance__q31.html#a6239b8d268285334e88c008c07d68616',1,'arm_cfft_radix2_instance_q31::bitReverseFlag()'],['../structarm__cfft__radix4__instance__q31.html#a5a7c4f4c7b3fb655cbb2bc11ef160a2a',1,'arm_cfft_radix4_instance_q31::bitReverseFlag()'],['../structarm__cfft__radix2__instance__f32.html#af713b4ac5256a19bc965c89fe3005fa3',1,'arm_cfft_radix2_instance_f32::bitReverseFlag()'],['../structarm__cfft__radix4__instance__f32.html#ac10927a1620195a88649ce63dab66120',1,'arm_cfft_radix4_instance_f32::bitReverseFlag()']]],
+  ['bitreverseflagr',['bitReverseFlagR',['../structarm__rfft__instance__q15.html#a4c65cd40e0098ec2f5c0dc31488b9bc6',1,'arm_rfft_instance_q15::bitReverseFlagR()'],['../structarm__rfft__instance__q31.html#a3cb90cdc928a88b0203917dcb3dc1b71',1,'arm_rfft_instance_q31::bitReverseFlagR()'],['../structarm__rfft__instance__f32.html#ac342f3248157cbbd2f04a3c8ec9fc9eb',1,'arm_rfft_instance_f32::bitReverseFlagR()']]],
+  ['bitrevfactor',['bitRevFactor',['../structarm__cfft__radix2__instance__q15.html#a8722720c542cabd41df83fe88ef4f4cb',1,'arm_cfft_radix2_instance_q15::bitRevFactor()'],['../structarm__cfft__radix4__instance__q15.html#a6b010e5f02d1130c621e3d2e26b95df1',1,'arm_cfft_radix4_instance_q15::bitRevFactor()'],['../structarm__cfft__radix2__instance__q31.html#a9d17a87263953fe3559a007512c9f3a4',1,'arm_cfft_radix2_instance_q31::bitRevFactor()'],['../structarm__cfft__radix4__instance__q31.html#a94d2fead4efa4d5eaae142bbe30b0e15',1,'arm_cfft_radix4_instance_q31::bitRevFactor()'],['../structarm__cfft__radix2__instance__f32.html#ac1688dafa5177f6b1505abbfd0cf8b21',1,'arm_cfft_radix2_instance_f32::bitRevFactor()'],['../structarm__cfft__radix4__instance__f32.html#acc8cb18a8b901b8321ab9d86491e41a3',1,'arm_cfft_radix4_instance_f32::bitRevFactor()']]],
+  ['bitrevlength',['bitRevLength',['../structarm__cfft__instance__q15.html#a738907cf34bdbbaf724414ac2decbc3c',1,'arm_cfft_instance_q15::bitRevLength()'],['../structarm__cfft__instance__q31.html#a2250fa6b8fe73292c5418c50c0549f87',1,'arm_cfft_instance_q31::bitRevLength()'],['../structarm__cfft__instance__f32.html#a3ba329ed153d182746376208e773d648',1,'arm_cfft_instance_f32::bitRevLength()']]],
+  ['bk',['Bk',['../arm__convolution__example__f32_8c.html#a88a0167516ae7ed66203fd60e6ddeea3',1,'arm_convolution_example_f32.c']]],
+  ['block_5fsize',['BLOCK_SIZE',['../arm__fir__example__f32_8c.html#ad51ded0bbd705f02f73fc60c0b721ced',1,'arm_fir_example_f32.c']]],
+  ['blocksize',['BLOCKSIZE',['../arm__graphic__equalizer__example__q31_8c.html#afcf795f5a96fd55561abe69f56224630',1,'BLOCKSIZE(): arm_graphic_equalizer_example_q31.c'],['../arm__signal__converge__example__f32_8c.html#afcf795f5a96fd55561abe69f56224630',1,'BLOCKSIZE(): arm_signal_converge_example_f32.c'],['../arm__fir__example__f32_8c.html#ab6558f40a619c2502fbc24c880fd4fb0',1,'blockSize(): arm_fir_example_f32.c'],['../arm__sin__cos__example__f32_8c.html#ab6558f40a619c2502fbc24c880fd4fb0',1,'blockSize(): arm_sin_cos_example_f32.c'],['../arm__variance__example__f32_8c.html#ab6558f40a619c2502fbc24c880fd4fb0',1,'blockSize(): arm_variance_example_f32.c']]],
+  ['basic_20math_20functions',['Basic Math Functions',['../group__groupMath.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/all_3.html b/docs/DSP/html/search/all_3.html
new file mode 100644
index 0000000..4d312d0
--- /dev/null
+++ b/docs/DSP/html/search/all_3.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_3.js b/docs/DSP/html/search/all_3.js
new file mode 100644
index 0000000..5c8efab
--- /dev/null
+++ b/docs/DSP/html/search/all_3.js
@@ -0,0 +1,44 @@
+var searchData=
+[
+  ['complex_20fft_20tables',['Complex FFT Tables',['../group__CFFT__CIFFT.html',1,'']]],
+  ['class_20marks_20example',['Class Marks Example',['../group__ClassMarks.html',1,'']]],
+  ['clip_5fq31_5fto_5fq15',['clip_q31_to_q15',['../arm__math_8h.html#a4604d1ebfef21e380c42fbe16b9724d1',1,'arm_math.h']]],
+  ['clip_5fq31_5fto_5fq7',['clip_q31_to_q7',['../arm__math_8h.html#af815ae1a72c9ef88b8ba0a4cb3b23eaa',1,'arm_math.h']]],
+  ['clip_5fq63_5fto_5fq15',['clip_q63_to_q15',['../arm__math_8h.html#a576c5c6286a37eb7f7ba1c5711a577a9',1,'arm_math.h']]],
+  ['clip_5fq63_5fto_5fq31',['clip_q63_to_q31',['../arm__math_8h.html#a9a94b78de0f083bd8fadf3c3abe40431',1,'arm_math.h']]],
+  ['complex_20conjugate',['Complex Conjugate',['../group__cmplx__conj.html',1,'']]],
+  ['complex_20dot_20product',['Complex Dot Product',['../group__cmplx__dot__prod.html',1,'']]],
+  ['complex_20magnitude',['Complex Magnitude',['../group__cmplx__mag.html',1,'']]],
+  ['complex_20magnitude_20squared',['Complex Magnitude Squared',['../group__cmplx__mag__squared.html',1,'']]],
+  ['complex_2dby_2dcomplex_20multiplication',['Complex-by-Complex Multiplication',['../group__CmplxByCmplxMult.html',1,'']]],
+  ['complex_2dby_2dreal_20multiplication',['Complex-by-Real Multiplication',['../group__CmplxByRealMult.html',1,'']]],
+  ['complex_20matrix_20multiplication',['Complex Matrix Multiplication',['../group__CmplxMatrixMult.html',1,'']]],
+  ['coefftable',['coeffTable',['../arm__graphic__equalizer__example__q31_8c.html#a024c59772b9603698b898721c1e8204e',1,'arm_graphic_equalizer_example_q31.c']]],
+  ['complex_20fft_20functions',['Complex FFT Functions',['../group__ComplexFFT.html',1,'']]],
+  ['controller_5fq31_5fshift',['CONTROLLER_Q31_SHIFT',['../arm__math_8h.html#aaff6d2358c4ada8de838a279254ab550',1,'arm_math.h']]],
+  ['convolution',['Convolution',['../group__Conv.html',1,'']]],
+  ['convolution_20example',['Convolution Example',['../group__ConvolutionExample.html',1,'']]],
+  ['correlation',['Correlation',['../group__Corr.html',1,'']]],
+  ['cosine',['Cosine',['../group__cos.html',1,'']]],
+  ['cos_5ffactors_5f128',['cos_factors_128',['../group__DCT4__IDCT4__Table.html#ga16248ed86161ef97538011b49f13e8b7',1,'arm_dct4_init_f32.c']]],
+  ['cos_5ffactors_5f2048',['cos_factors_2048',['../group__DCT4__IDCT4__Table.html#ga1ba5306e0bc44730b40ab34cced45fd6',1,'arm_dct4_init_f32.c']]],
+  ['cos_5ffactors_5f512',['cos_factors_512',['../group__DCT4__IDCT4__Table.html#ga49fd288352ca5bb43f5cec52273b0d80',1,'arm_dct4_init_f32.c']]],
+  ['cos_5ffactors_5f8192',['cos_factors_8192',['../group__DCT4__IDCT4__Table.html#gac12484542bc6aaecc754c855457411de',1,'arm_dct4_init_f32.c']]],
+  ['cos_5ffactorsq15_5f128',['cos_factorsQ15_128',['../group__DCT4__IDCT4__Table.html#ga1477edd21c7b08b0b59a564f6c24d6c5',1,'arm_dct4_init_q15.c']]],
+  ['cos_5ffactorsq15_5f2048',['cos_factorsQ15_2048',['../group__DCT4__IDCT4__Table.html#gaeee5df7c1be2374441868ecbbc6c7e5d',1,'arm_dct4_init_q15.c']]],
+  ['cos_5ffactorsq15_5f512',['cos_factorsQ15_512',['../group__DCT4__IDCT4__Table.html#gac056c3d026058eab3ba650828ff5642f',1,'arm_dct4_init_q15.c']]],
+  ['cos_5ffactorsq15_5f8192',['cos_factorsQ15_8192',['../group__DCT4__IDCT4__Table.html#ga988ff0563cc9df7848c9348871ac6c07',1,'arm_dct4_init_q15.c']]],
+  ['cos_5ffactorsq31_5f128',['cos_factorsQ31_128',['../group__DCT4__IDCT4__Table.html#gabb8ee2004a3520fd08388db637d43875',1,'arm_dct4_init_q31.c']]],
+  ['cos_5ffactorsq31_5f2048',['cos_factorsQ31_2048',['../group__DCT4__IDCT4__Table.html#gaa15fc3fb058482defda371113cd12e74',1,'arm_dct4_init_q31.c']]],
+  ['cos_5ffactorsq31_5f512',['cos_factorsQ31_512',['../group__DCT4__IDCT4__Table.html#ga3559569e603cb918911074be88523d0e',1,'arm_dct4_init_q31.c']]],
+  ['cos_5ffactorsq31_5f8192',['cos_factorsQ31_8192',['../group__DCT4__IDCT4__Table.html#gaf687c4bbdbc700a3ad5d807d28de63e4',1,'arm_dct4_init_q31.c']]],
+  ['cosoutput',['cosOutput',['../arm__sin__cos__example__f32_8c.html#a85b1050fcef4347d69f35a9aee798f8a',1,'arm_sin_cos_example_f32.c']]],
+  ['cossquareoutput',['cosSquareOutput',['../arm__sin__cos__example__f32_8c.html#a2cb185794dcb587d158f346ab049cc4e',1,'arm_sin_cos_example_f32.c']]],
+  ['convert_2032_2dbit_20floating_20point_20value',['Convert 32-bit floating point value',['../group__float__to__x.html',1,'']]],
+  ['complex_20math_20functions',['Complex Math Functions',['../group__groupCmplxMath.html',1,'']]],
+  ['controller_20functions',['Controller Functions',['../group__groupController.html',1,'']]],
+  ['cmsis_20dsp_20software_20library',['CMSIS DSP Software Library',['../index.html',1,'']]],
+  ['convert_2016_2dbit_20integer_20value',['Convert 16-bit Integer value',['../group__q15__to__x.html',1,'']]],
+  ['convert_2032_2dbit_20integer_20value',['Convert 32-bit Integer value',['../group__q31__to__x.html',1,'']]],
+  ['convert_208_2dbit_20integer_20value',['Convert 8-bit Integer value',['../group__q7__to__x.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/all_4.html b/docs/DSP/html/search/all_4.html
new file mode 100644
index 0000000..d72a910
--- /dev/null
+++ b/docs/DSP/html/search/all_4.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_4.js b/docs/DSP/html/search/all_4.js
new file mode 100644
index 0000000..1c27dff
--- /dev/null
+++ b/docs/DSP/html/search/all_4.js
@@ -0,0 +1,13 @@
+var searchData=
+[
+  ['dct_20type_20iv_20functions',['DCT Type IV Functions',['../group__DCT4__IDCT4.html',1,'']]],
+  ['dct_20type_20iv_20tables',['DCT Type IV Tables',['../group__DCT4__IDCT4__Table.html',1,'']]],
+  ['delta',['DELTA',['../arm__convolution__example__f32_8c.html#a3fd2b1bcd7ddcf506237987ad780f495',1,'DELTA(): arm_convolution_example_f32.c'],['../arm__dotproduct__example__f32_8c.html#a3fd2b1bcd7ddcf506237987ad780f495',1,'DELTA(): arm_dotproduct_example_f32.c'],['../arm__sin__cos__example__f32_8c.html#a3fd2b1bcd7ddcf506237987ad780f495',1,'DELTA(): arm_sin_cos_example_f32.c'],['../arm__variance__example__f32_8c.html#a3fd2b1bcd7ddcf506237987ad780f495',1,'DELTA(): arm_variance_example_f32.c']]],
+  ['delta_5fcoeff',['DELTA_COEFF',['../arm__signal__converge__example__f32_8c.html#a9156349d99957ded15d8aa3aa11723de',1,'arm_signal_converge_example_f32.c']]],
+  ['delta_5ferror',['DELTA_ERROR',['../arm__signal__converge__example__f32_8c.html#a6d3c6a4484dcaac72fbfe5100c39b9b6',1,'arm_signal_converge_example_f32.c']]],
+  ['delta_5fq15',['DELTA_Q15',['../arm__math_8h.html#a663277ff19ad0b409fb98b64b2c2750b',1,'arm_math.h']]],
+  ['delta_5fq31',['DELTA_Q31',['../arm__math_8h.html#aad77ae594e95c5af6ae4129bd6a483c2',1,'arm_math.h']]],
+  ['deprecated_20list',['Deprecated List',['../deprecated.html',1,'']]],
+  ['dobitreverse',['doBitReverse',['../arm__fft__bin__example__f32_8c.html#a4d2e31c38e8172505e0a369a6898657d',1,'arm_fft_bin_example_f32.c']]],
+  ['dot_20product_20example',['Dot Product Example',['../group__DotproductExample.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/all_5.html b/docs/DSP/html/search/all_5.html
new file mode 100644
index 0000000..99ef726
--- /dev/null
+++ b/docs/DSP/html/search/all_5.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_5.js b/docs/DSP/html/search/all_5.js
new file mode 100644
index 0000000..08b3cec
--- /dev/null
+++ b/docs/DSP/html/search/all_5.js
@@ -0,0 +1,7 @@
+var searchData=
+[
+  ['energy',['energy',['../structarm__lms__norm__instance__f32.html#a6a4119e4f39447bbee31b066deafa16f',1,'arm_lms_norm_instance_f32::energy()'],['../structarm__lms__norm__instance__q31.html#a3c0ae42869afec8555dc8e3a7ef9b386',1,'arm_lms_norm_instance_q31::energy()'],['../structarm__lms__norm__instance__q15.html#a1c81ded399919d8181026bc1c8602e7b',1,'arm_lms_norm_instance_q15::energy()']]],
+  ['err_5fsignal',['err_signal',['../arm__signal__converge__example__f32_8c.html#ae6bcc00ea126543ab33d6174549eacda',1,'arm_signal_converge_example_f32.c']]],
+  ['erroutput',['errOutput',['../arm__signal__converge__example__f32_8c.html#a276e8a27484cf9389dabf047e76992ed',1,'arm_signal_converge_example_f32.c']]],
+  ['examples',['Examples',['../group__groupExamples.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/all_6.html b/docs/DSP/html/search/all_6.html
new file mode 100644
index 0000000..6133ab3
--- /dev/null
+++ b/docs/DSP/html/search/all_6.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_6.js b/docs/DSP/html/search/all_6.js
new file mode 100644
index 0000000..0122ce1
--- /dev/null
+++ b/docs/DSP/html/search/all_6.js
@@ -0,0 +1,25 @@
+var searchData=
+[
+  ['fast_5fmath_5fq15_5fshift',['FAST_MATH_Q15_SHIFT',['../arm__math_8h.html#a34716b73c631e65e8dd855e08384ecb2',1,'arm_math.h']]],
+  ['fast_5fmath_5fq31_5fshift',['FAST_MATH_Q31_SHIFT',['../arm__math_8h.html#a4268f77b1811a0c7fc2532a0bf6108b0',1,'arm_math.h']]],
+  ['fast_5fmath_5ftable_5fsize',['FAST_MATH_TABLE_SIZE',['../arm__math_8h.html#afcb9147c96853bea484cfc2dde07463d',1,'arm_math.h']]],
+  ['fftlen',['fftLen',['../structarm__cfft__radix2__instance__q15.html#a874085647351dcf3f0de39d2b1d49744',1,'arm_cfft_radix2_instance_q15::fftLen()'],['../structarm__cfft__radix4__instance__q15.html#a5fc543e7d84ca8cb7cf6648970f21ca6',1,'arm_cfft_radix4_instance_q15::fftLen()'],['../structarm__cfft__radix2__instance__q31.html#a960199f1373a192366878ef279eab00f',1,'arm_cfft_radix2_instance_q31::fftLen()'],['../structarm__cfft__radix4__instance__q31.html#ab413d2a5d3f45fa187d93813bf3bf81b',1,'arm_cfft_radix4_instance_q31::fftLen()'],['../structarm__cfft__radix2__instance__f32.html#a2f915a1c29635c1623086aaaa726be8f',1,'arm_cfft_radix2_instance_f32::fftLen()'],['../structarm__cfft__radix4__instance__f32.html#a7e6a6d290ce158ce9a15a45e364b021a',1,'arm_cfft_radix4_instance_f32::fftLen()'],['../structarm__cfft__instance__q15.html#a5f9e1d3a8c127ee323b5e6929aeb90df',1,'arm_cfft_instance_q15::fftLen()'],['../structarm__cfft__instance__q31.html#a4406f23e8fd0bff8d555225612e2a2a8',1,'arm_cfft_instance_q31::fftLen()'],['../structarm__cfft__instance__f32.html#acd8f9e9540e3dd348212726e5d6aaa95',1,'arm_cfft_instance_f32::fftLen()']]],
+  ['fftlenby2',['fftLenBy2',['../structarm__rfft__instance__f32.html#a075076e07ebb8521d8e3b49a31db6c57',1,'arm_rfft_instance_f32']]],
+  ['fftlenreal',['fftLenReal',['../structarm__rfft__instance__q15.html#aac5cf9e825917cbb14f439e56bb86ab3',1,'arm_rfft_instance_q15::fftLenReal()'],['../structarm__rfft__instance__q31.html#af777b0cadd5abaf064323692c2e6693b',1,'arm_rfft_instance_q31::fftLenReal()'],['../structarm__rfft__instance__f32.html#a4219d4669699e4efdcb150ed7a0d9a57',1,'arm_rfft_instance_f32::fftLenReal()']]],
+  ['fftlenrfft',['fftLenRFFT',['../structarm__rfft__fast__instance__f32.html#aef06ab665041ec36f5b25d464f0cab14',1,'arm_rfft_fast_instance_f32']]],
+  ['fftsize',['fftSize',['../arm__fft__bin__example__f32_8c.html#a9b500899c581f6df3ffc0a9f3a9ef6aa',1,'arm_fft_bin_example_f32.c']]],
+  ['finite_20impulse_20response_20_28fir_29_20filters',['Finite Impulse Response (FIR) Filters',['../group__FIR.html',1,'']]],
+  ['finite_20impulse_20response_20_28fir_29_20decimator',['Finite Impulse Response (FIR) Decimator',['../group__FIR__decimate.html',1,'']]],
+  ['finite_20impulse_20response_20_28fir_29_20interpolator',['Finite Impulse Response (FIR) Interpolator',['../group__FIR__Interpolate.html',1,'']]],
+  ['finite_20impulse_20response_20_28fir_29_20lattice_20filters',['Finite Impulse Response (FIR) Lattice Filters',['../group__FIR__Lattice.html',1,'']]],
+  ['finite_20impulse_20response_20_28fir_29_20sparse_20filters',['Finite Impulse Response (FIR) Sparse Filters',['../group__FIR__Sparse.html',1,'']]],
+  ['fircoeff_5ff32',['FIRCoeff_f32',['../arm__signal__converge__data_8c.html#aede8780f021b7f5c33df0c5ee2183ee6',1,'FIRCoeff_f32(): arm_signal_converge_data.c'],['../arm__signal__converge__example__f32_8c.html#aede8780f021b7f5c33df0c5ee2183ee6',1,'FIRCoeff_f32(): arm_signal_converge_data.c']]],
+  ['fircoeffs32',['firCoeffs32',['../arm__fir__example__f32_8c.html#ae070afd14f437ad1ae0a947e4403dd0e',1,'arm_fir_example_f32.c']]],
+  ['fir_20lowpass_20filter_20example',['FIR Lowpass Filter Example',['../group__FIRLPF.html',1,'']]],
+  ['firstatef32',['firStateF32',['../arm__fir__example__f32_8c.html#a46d61cabe5cb207f2776e1d4f8ca0f38',1,'firStateF32(): arm_fir_example_f32.c'],['../arm__signal__converge__example__f32_8c.html#a358ec4e79689e6d3787b89fe78bdb772',1,'firStateF32(): arm_signal_converge_example_f32.c']]],
+  ['float32_5ft',['float32_t',['../arm__math_8h.html#a4611b605e45ab401f02cab15c5e38715',1,'arm_math.h']]],
+  ['float64_5ft',['float64_t',['../arm__math_8h.html#ac55f3ae81b5bc9053760baacf57e47f4',1,'arm_math.h']]],
+  ['frequency_20bin_20example',['Frequency Bin Example',['../group__FrequencyBin.html',1,'']]],
+  ['fast_20math_20functions',['Fast Math Functions',['../group__groupFastMath.html',1,'']]],
+  ['filtering_20functions',['Filtering Functions',['../group__groupFilters.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/all_7.html b/docs/DSP/html/search/all_7.html
new file mode 100644
index 0000000..5748125
--- /dev/null
+++ b/docs/DSP/html/search/all_7.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_7.js b/docs/DSP/html/search/all_7.js
new file mode 100644
index 0000000..a5f08b0
--- /dev/null
+++ b/docs/DSP/html/search/all_7.js
@@ -0,0 +1,6 @@
+var searchData=
+[
+  ['gaindb',['gainDB',['../arm__graphic__equalizer__example__q31_8c.html#a963aee85bb41a50fc943ac9048d123ab',1,'arm_graphic_equalizer_example_q31.c']]],
+  ['graphic_20audio_20equalizer_20example',['Graphic Audio Equalizer Example',['../group__GEQ5Band.html',1,'']]],
+  ['getinput',['getinput',['../arm__signal__converge__example__f32_8c.html#afd2975c4763ec935771e6f63bfe7758b',1,'arm_signal_converge_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/all_8.html b/docs/DSP/html/search/all_8.html
new file mode 100644
index 0000000..0179bdd
--- /dev/null
+++ b/docs/DSP/html/search/all_8.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_8.js b/docs/DSP/html/search/all_8.js
new file mode 100644
index 0000000..29aec87
--- /dev/null
+++ b/docs/DSP/html/search/all_8.js
@@ -0,0 +1,5 @@
+var searchData=
+[
+  ['high_20precision_20q31_20biquad_20cascade_20filter',['High Precision Q31 Biquad Cascade Filter',['../group__BiquadCascadeDF1__32x64.html',1,'']]],
+  ['history_2etxt',['history.txt',['../history_8txt.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/all_9.html b/docs/DSP/html/search/all_9.html
new file mode 100644
index 0000000..cd46d44
--- /dev/null
+++ b/docs/DSP/html/search/all_9.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_9.js b/docs/DSP/html/search/all_9.js
new file mode 100644
index 0000000..37c1394
--- /dev/null
+++ b/docs/DSP/html/search/all_9.js
@@ -0,0 +1,10 @@
+var searchData=
+[
+  ['interpolation_20functions',['Interpolation Functions',['../group__groupInterpolation.html',1,'']]],
+  ['ifftflag',['ifftFlag',['../structarm__cfft__radix2__instance__q15.html#ab5c073286bdd2f6e2bf783ced36bf1de',1,'arm_cfft_radix2_instance_q15::ifftFlag()'],['../structarm__cfft__radix4__instance__q15.html#a2ecff6ea735cb4d22e922d0fd5736655',1,'arm_cfft_radix4_instance_q15::ifftFlag()'],['../structarm__cfft__radix2__instance__q31.html#a2607378ce64be16698bb8a3b1af8d3c8',1,'arm_cfft_radix2_instance_q31::ifftFlag()'],['../structarm__cfft__radix4__instance__q31.html#adc0a62ba669ad2282ecbe43d5d96abab',1,'arm_cfft_radix4_instance_q31::ifftFlag()'],['../structarm__cfft__radix2__instance__f32.html#a8dbe98d2c924e35e0a3fed2fe948176f',1,'arm_cfft_radix2_instance_f32::ifftFlag()'],['../structarm__cfft__radix4__instance__f32.html#a25d1da64dd6487c291f04d226f9acc66',1,'arm_cfft_radix4_instance_f32::ifftFlag()'],['../arm__fft__bin__example__f32_8c.html#a379ccb99013d369a41b49619083c16ef',1,'ifftFlag(): arm_fft_bin_example_f32.c']]],
+  ['ifftflagr',['ifftFlagR',['../structarm__rfft__instance__q15.html#a8051ffe268c147e431e1bea7bb4c4258',1,'arm_rfft_instance_q15::ifftFlagR()'],['../structarm__rfft__instance__q31.html#af5c2615e6cde15524df38fa57ea32d94',1,'arm_rfft_instance_q31::ifftFlagR()'],['../structarm__rfft__instance__f32.html#a5ee6d10a934ab4b666e0bb286c3d633f',1,'arm_rfft_instance_f32::ifftFlagR()']]],
+  ['infinite_20impulse_20response_20_28iir_29_20lattice_20filters',['Infinite Impulse Response (IIR) Lattice Filters',['../group__IIR__Lattice.html',1,'']]],
+  ['index_5fmask',['INDEX_MASK',['../arm__math_8h.html#a29f839928f4752b73c8858d6dbb55294',1,'arm_math.h']]],
+  ['input_5fspacing',['INPUT_SPACING',['../arm__math_8h.html#a1339e9abc11a3870e0c04f822a62166a',1,'arm_math.h']]],
+  ['inputq31',['inputQ31',['../arm__graphic__equalizer__example__q31_8c.html#a79521a4d6a9adb144c4d999ae713413c',1,'arm_graphic_equalizer_example_q31.c']]]
+];
diff --git a/docs/DSP/html/search/all_a.html b/docs/DSP/html/search/all_a.html
new file mode 100644
index 0000000..eab6553
--- /dev/null
+++ b/docs/DSP/html/search/all_a.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_a.js b/docs/DSP/html/search/all_a.js
new file mode 100644
index 0000000..dbdbd2b
--- /dev/null
+++ b/docs/DSP/html/search/all_a.js
@@ -0,0 +1,6 @@
+var searchData=
+[
+  ['kd',['Kd',['../structarm__pid__instance__q15.html#af5d4b53091f19eff7536636b7cc43111',1,'arm_pid_instance_q15::Kd()'],['../structarm__pid__instance__q31.html#aab4ff371d14441df501f1169f71cbd17',1,'arm_pid_instance_q31::Kd()'],['../structarm__pid__instance__f32.html#ad5b68fbf84d16188ae4747ff91f6f088',1,'arm_pid_instance_f32::Kd()']]],
+  ['ki',['Ki',['../structarm__pid__instance__q15.html#a0dcc19d5c8f7bc401acea9e8318cd777',1,'arm_pid_instance_q15::Ki()'],['../structarm__pid__instance__q31.html#aa861d69fd398f29aa0b4b455a823ed72',1,'arm_pid_instance_q31::Ki()'],['../structarm__pid__instance__f32.html#ac0feffde05fe391eeab3bf78e953830a',1,'arm_pid_instance_f32::Ki()']]],
+  ['kp',['Kp',['../structarm__pid__instance__q15.html#ad228aae24a1b6d855c93a8b9bbc1c4f1',1,'arm_pid_instance_q15::Kp()'],['../structarm__pid__instance__q31.html#ac2410bf7f856d58dc1d773d4983cac8e',1,'arm_pid_instance_q31::Kp()'],['../structarm__pid__instance__f32.html#aa9b9aa9e413c6cec376a9dddc9f01ebe',1,'arm_pid_instance_f32::Kp()']]]
+];
diff --git a/docs/DSP/html/search/all_b.html b/docs/DSP/html/search/all_b.html
new file mode 100644
index 0000000..a2c161e
--- /dev/null
+++ b/docs/DSP/html/search/all_b.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_b.js b/docs/DSP/html/search/all_b.js
new file mode 100644
index 0000000..ad3b0e2
--- /dev/null
+++ b/docs/DSP/html/search/all_b.js
@@ -0,0 +1,11 @@
+var searchData=
+[
+  ['l',['L',['../structarm__fir__interpolate__instance__q15.html#a5431bdc079e72a973b51d359f7f13603',1,'arm_fir_interpolate_instance_q15::L()'],['../structarm__fir__interpolate__instance__q31.html#a5cdf0a631cb74e0e9588c388abe5235c',1,'arm_fir_interpolate_instance_q31::L()'],['../structarm__fir__interpolate__instance__f32.html#ae6f94dcc0ccd8aa4bc699b20985d9df5',1,'arm_fir_interpolate_instance_f32::L()']]],
+  ['linear_20interpolate_20example',['Linear Interpolate Example',['../group__LinearInterpExample.html',1,'']]],
+  ['linear_20interpolation',['Linear Interpolation',['../group__LinearInterpolate.html',1,'']]],
+  ['least_20mean_20square_20_28lms_29_20filters',['Least Mean Square (LMS) Filters',['../group__LMS.html',1,'']]],
+  ['lmsnorm_5finstance',['lmsNorm_instance',['../arm__signal__converge__example__f32_8c.html#a519f9b4db839245f3bf2075ff4c17605',1,'arm_signal_converge_example_f32.c']]],
+  ['lmsnormcoeff_5ff32',['lmsNormCoeff_f32',['../arm__signal__converge__data_8c.html#aad7c60c30c5af397bb75e603f250f9d3',1,'lmsNormCoeff_f32(): arm_signal_converge_data.c'],['../arm__signal__converge__example__f32_8c.html#aad7c60c30c5af397bb75e603f250f9d3',1,'lmsNormCoeff_f32(): arm_signal_converge_data.c']]],
+  ['lmsstatef32',['lmsStateF32',['../arm__signal__converge__example__f32_8c.html#a706980f6f654d199c61e08e7814bd0a1',1,'arm_signal_converge_example_f32.c']]],
+  ['lpf_5finstance',['LPF_instance',['../arm__signal__converge__example__f32_8c.html#a652d3507a776117b4860b3e18f2d2d64',1,'arm_signal_converge_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/all_c.html b/docs/DSP/html/search/all_c.html
new file mode 100644
index 0000000..bdd3ee2
--- /dev/null
+++ b/docs/DSP/html/search/all_c.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_c.js b/docs/DSP/html/search/all_c.js
new file mode 100644
index 0000000..de69ccf
--- /dev/null
+++ b/docs/DSP/html/search/all_c.js
@@ -0,0 +1,33 @@
+var searchData=
+[
+  ['matrix_20functions',['Matrix Functions',['../group__groupMatrix.html',1,'']]],
+  ['m',['M',['../structarm__fir__decimate__instance__q15.html#aad9320284218b3aa378527ea518cf093',1,'arm_fir_decimate_instance_q15::M()'],['../structarm__fir__decimate__instance__q31.html#ad3d6936c36303b30dd38f1eddf248ae5',1,'arm_fir_decimate_instance_q31::M()'],['../structarm__fir__decimate__instance__f32.html#a76a8b2161731638eb3d67f277919f95d',1,'arm_fir_decimate_instance_f32::M()']]],
+  ['m0',['M0',['../arm__class__marks__example_2Abstract_8txt.html#a59a24f1db2c97fc0ad7948b4a74267ee',1,'M0(): Abstract.txt'],['../arm__convolution__example_2Abstract_8txt.html#adc5db9f8d5aa735dbce2dc35f184d85e',1,'M0(): Abstract.txt'],['../arm__dotproduct__example_2Abstract_8txt.html#aafffda4c4e9b93a580e5a8cc96c11e37',1,'M0(): Abstract.txt'],['../arm__fft__bin__example_2Abstract_8txt.html#ad0415ef995ebc3fc2ad584da9907dcb5',1,'M0(): Abstract.txt'],['../arm__fir__example_2Abstract_8txt.html#abf726d1cea9345acb0021535d4fdd5af',1,'M0(): Abstract.txt'],['../arm__graphic__equalizer__example_2Abstract_8txt.html#ac378b27aa1fc4fe4ac9a4dfa2d185553',1,'M0(): Abstract.txt'],['../arm__linear__interp__example_2Abstract_8txt.html#a80f8916aca7a5a98fcfc39d1ef743b37',1,'M0(): Abstract.txt'],['../arm__matrix__example_2Abstract_8txt.html#a267aee43e600168b057c1aa126029002',1,'M0(): Abstract.txt'],['../arm__signal__converge__example_2Abstract_8txt.html#a20d2ac954144a7f2d4aced0816eecef6',1,'M0(): Abstract.txt'],['../arm__sin__cos__example_2Abstract_8txt.html#ae39c147711857790fd5c3cc7a75ef0c3',1,'M0(): Abstract.txt'],['../arm__variance__example_2Abstract_8txt.html#a8c8cf1e0f2ebd6135c79d5338a60899c',1,'M0(): Abstract.txt']]],
+  ['m3',['M3',['../arm__class__marks__example_2Abstract_8txt.html#ae0640d4725bcd02553c306731344f35b',1,'M3(): Abstract.txt'],['../arm__convolution__example_2Abstract_8txt.html#ace415275e6779de9d71648f2bad70563',1,'M3(): Abstract.txt'],['../arm__dotproduct__example_2Abstract_8txt.html#ab9d246e06f5f57fe0b78e1904568eb2f',1,'M3(): Abstract.txt'],['../arm__fft__bin__example_2Abstract_8txt.html#aaeb01b79e694c68040cca151b8a587e6',1,'M3(): Abstract.txt'],['../arm__fir__example_2Abstract_8txt.html#ae6d5c0c1c6b2bd4282c3526ab8faf2b3',1,'M3(): Abstract.txt'],['../arm__graphic__equalizer__example_2Abstract_8txt.html#a1cd59e3b52fec98fc1a7a971fd98d06f',1,'M3(): Abstract.txt'],['../arm__linear__interp__example_2Abstract_8txt.html#a01f4fca321858e2ba1cf0c95c12e5d32',1,'M3(): Abstract.txt'],['../arm__matrix__example_2Abstract_8txt.html#aaa6b474ec7a14aa2de9bef7c9bd78194',1,'M3(): Abstract.txt'],['../arm__signal__converge__example_2Abstract_8txt.html#ac5f55f1fb54fc79e6802e59ae07a0257',1,'M3(): Abstract.txt'],['../arm__sin__cos__example_2Abstract_8txt.html#ad0475b5989ff960f7f01fd76a175657b',1,'M3(): Abstract.txt'],['../arm__variance__example_2Abstract_8txt.html#a2c65ef4678564eff15c33b9876b2ec27',1,'M3(): Abstract.txt']]],
+  ['main',['main',['../arm__class__marks__example__f32_8c.html#a196718f834091385d38586a0ce4009dc',1,'main(): arm_class_marks_example_f32.c'],['../arm__convolution__example__f32_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_convolution_example_f32.c'],['../arm__dotproduct__example__f32_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_dotproduct_example_f32.c'],['../arm__fft__bin__example__f32_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_fft_bin_example_f32.c'],['../arm__fir__example__f32_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_fir_example_f32.c'],['../arm__graphic__equalizer__example__q31_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_graphic_equalizer_example_q31.c'],['../arm__linear__interp__example__f32_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_linear_interp_example_f32.c'],['../arm__matrix__example__f32_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_matrix_example_f32.c'],['../arm__signal__converge__example__f32_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_signal_converge_example_f32.c'],['../arm__sin__cos__example__f32_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_sin_cos_example_f32.c'],['../arm__variance__example__f32_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_variance_example_f32.c']]],
+  ['matrix_20addition',['Matrix Addition',['../group__MatrixAdd.html',1,'']]],
+  ['matrix_20example',['Matrix Example',['../group__MatrixExample.html',1,'']]],
+  ['matrix_20initialization',['Matrix Initialization',['../group__MatrixInit.html',1,'']]],
+  ['matrix_20inverse',['Matrix Inverse',['../group__MatrixInv.html',1,'']]],
+  ['matrix_20multiplication',['Matrix Multiplication',['../group__MatrixMult.html',1,'']]],
+  ['matrix_20scale',['Matrix Scale',['../group__MatrixScale.html',1,'']]],
+  ['matrix_20subtraction',['Matrix Subtraction',['../group__MatrixSub.html',1,'']]],
+  ['matrix_20transpose',['Matrix Transpose',['../group__MatrixTrans.html',1,'']]],
+  ['maximum',['Maximum',['../group__Max.html',1,'']]],
+  ['max_5fblocksize',['MAX_BLOCKSIZE',['../arm__convolution__example__f32_8c.html#af8a1d2ed31f7c9a00fec46a798edb61b',1,'MAX_BLOCKSIZE(): arm_convolution_example_f32.c'],['../arm__dotproduct__example__f32_8c.html#af8a1d2ed31f7c9a00fec46a798edb61b',1,'MAX_BLOCKSIZE(): arm_dotproduct_example_f32.c'],['../arm__sin__cos__example__f32_8c.html#af8a1d2ed31f7c9a00fec46a798edb61b',1,'MAX_BLOCKSIZE(): arm_sin_cos_example_f32.c'],['../arm__variance__example__f32_8c.html#af8a1d2ed31f7c9a00fec46a798edb61b',1,'MAX_BLOCKSIZE(): arm_variance_example_f32.c']]],
+  ['max_5fmarks',['max_marks',['../arm__class__marks__example__f32_8c.html#aad32888fa966b3d9db9c31bcbba9d9ef',1,'arm_class_marks_example_f32.c']]],
+  ['maxdelay',['maxDelay',['../structarm__fir__sparse__instance__f32.html#af8b8c775f4084c36774f06c082b4c078',1,'arm_fir_sparse_instance_f32::maxDelay()'],['../structarm__fir__sparse__instance__q31.html#afdd3a1dc72132c854dc379154b68b674',1,'arm_fir_sparse_instance_q31::maxDelay()'],['../structarm__fir__sparse__instance__q15.html#ad14cc1070eecf7e1926d8f67a8273182',1,'arm_fir_sparse_instance_q15::maxDelay()'],['../structarm__fir__sparse__instance__q7.html#af74dacc1d34c078283e50f2530eb91df',1,'arm_fir_sparse_instance_q7::maxDelay()']]],
+  ['mean',['mean',['../arm__class__marks__example__f32_8c.html#acc9290716b3c97381ce52d14b4b01681',1,'mean(): arm_class_marks_example_f32.c'],['../group__mean.html',1,'(Global Namespace)']]],
+  ['merge_5frfft_5ff32',['merge_rfft_f32',['../arm__rfft__fast__f32_8c.html#a93258bc1e64a939a8ebd086367e459af',1,'arm_rfft_fast_f32.c']]],
+  ['minimum',['Minimum',['../group__Min.html',1,'']]],
+  ['min_5fmarks',['min_marks',['../arm__class__marks__example__f32_8c.html#abb7687fa07ec54d8e792cfcbfe2ca809',1,'arm_class_marks_example_f32.c']]],
+  ['mu',['mu',['../structarm__lms__instance__f32.html#ae2af43d74c93dba16b876e10c97a5b99',1,'arm_lms_instance_f32::mu()'],['../structarm__lms__instance__q15.html#aae46129d7cfd7f1c162cc502ed0a9d49',1,'arm_lms_instance_q15::mu()'],['../structarm__lms__instance__q31.html#acb6ca9996b3c5f740d5d6c8e9f4f1d46',1,'arm_lms_instance_q31::mu()'],['../structarm__lms__norm__instance__f32.html#a84401d3cfc6c40f69c08223cf341b886',1,'arm_lms_norm_instance_f32::mu()'],['../structarm__lms__norm__instance__q31.html#ad3dd2a2406e02fdaa7782ba6c3940a64',1,'arm_lms_norm_instance_q31::mu()'],['../structarm__lms__norm__instance__q15.html#a7ce00f21d11cfda6d963240641deea8c',1,'arm_lms_norm_instance_q15::mu()'],['../arm__signal__converge__example__f32_8c.html#a09bc9e6a44f0291cfcf578f2efcddfab',1,'MU(): arm_signal_converge_example_f32.c']]],
+  ['mult32x64',['mult32x64',['../arm__math_8h.html#a24ad1cc3560b89335ee15f5b7e69b1f9',1,'arm_math.h']]],
+  ['mult_5f32x32_5fkeep32',['mult_32x32_keep32',['../arm__math_8h.html#abb4baa0192bbb6fabc9251af4b4cb322',1,'arm_math.h']]],
+  ['mult_5f32x32_5fkeep32_5fr',['mult_32x32_keep32_R',['../arm__math_8h.html#a960f210642058d2b3d5368729a6e8375',1,'arm_math.h']]],
+  ['multacc_5f32x32_5fkeep32',['multAcc_32x32_keep32',['../arm__math_8h.html#a58454519e12e8157f0a1c36071333655',1,'arm_math.h']]],
+  ['multacc_5f32x32_5fkeep32_5fr',['multAcc_32x32_keep32_R',['../arm__math_8h.html#aba3e538352fc7f9d6d15f9a18d469399',1,'arm_math.h']]],
+  ['multoutput',['multOutput',['../arm__dotproduct__example__f32_8c.html#ad0bfd425dfe1ff2bda80fb957e464098',1,'arm_dotproduct_example_f32.c']]],
+  ['multsub_5f32x32_5fkeep32',['multSub_32x32_keep32',['../arm__math_8h.html#a9ec66f3082a4c65c78075638255f42ab',1,'arm_math.h']]],
+  ['multsub_5f32x32_5fkeep32_5fr',['multSub_32x32_keep32_R',['../arm__math_8h.html#a668fbf1cd1c3bc8faf1b1c83964ade23',1,'arm_math.h']]]
+];
diff --git a/docs/DSP/html/search/all_d.html b/docs/DSP/html/search/all_d.html
new file mode 100644
index 0000000..d510933
--- /dev/null
+++ b/docs/DSP/html/search/all_d.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_d.js b/docs/DSP/html/search/all_d.js
new file mode 100644
index 0000000..3054afd
--- /dev/null
+++ b/docs/DSP/html/search/all_d.js
@@ -0,0 +1,17 @@
+var searchData=
+[
+  ['normalized_20lms_20filters',['Normalized LMS Filters',['../group__LMS__NORM.html',1,'']]],
+  ['n',['N',['../structarm__dct4__instance__f32.html#a262b29a51c371b46efc89120e31ccf37',1,'arm_dct4_instance_f32::N()'],['../structarm__dct4__instance__q31.html#a46a9f136457350676e2bfd3768ff9d6d',1,'arm_dct4_instance_q31::N()'],['../structarm__dct4__instance__q15.html#a53d24009bb9b2e93d0aa07db7f1a6c25',1,'arm_dct4_instance_q15::N()']]],
+  ['nby2',['Nby2',['../structarm__dct4__instance__f32.html#adb1ef2739ddbe62e5cdadc47455a4147',1,'arm_dct4_instance_f32::Nby2()'],['../structarm__dct4__instance__q31.html#a32d3268ba4629908dba056599f0a904d',1,'arm_dct4_instance_q31::Nby2()'],['../structarm__dct4__instance__q15.html#af43dcbbc2fc661ffbc525afe3dcbd7da',1,'arm_dct4_instance_q15::Nby2()']]],
+  ['normalize',['normalize',['../structarm__dct4__instance__f32.html#a61ce8c967b2e998a9c0041cca73cdef8',1,'arm_dct4_instance_f32::normalize()'],['../structarm__dct4__instance__q31.html#ac80ff7b28fca36aeef74dea12e8312dd',1,'arm_dct4_instance_q31::normalize()'],['../structarm__dct4__instance__q15.html#a197098140d68e89a08f7a249003a0b86',1,'arm_dct4_instance_q15::normalize()']]],
+  ['num_5ftaps',['NUM_TAPS',['../arm__fir__example__f32_8c.html#a7579d94e0a80fb9d376ea6c7897f73b0',1,'arm_fir_example_f32.c']]],
+  ['numblocks',['NUMBLOCKS',['../arm__graphic__equalizer__example__q31_8c.html#a814e34126e1b8150f4de047e1a9e7030',1,'NUMBLOCKS(): arm_graphic_equalizer_example_q31.c'],['../arm__fir__example__f32_8c.html#af7d5613bda9a19b2ccae5d6cb79a22bc',1,'numBlocks(): arm_fir_example_f32.c']]],
+  ['numcols',['numCols',['../structarm__matrix__instance__f32.html#acdd1fb73734df68b89565c54f1dd8ae2',1,'arm_matrix_instance_f32::numCols()'],['../structarm__matrix__instance__f64.html#ab0f0399aff3201880e2d8a447de9a7ee',1,'arm_matrix_instance_f64::numCols()'],['../structarm__matrix__instance__q15.html#acbbce67ba058d8e1c867c71d57288c97',1,'arm_matrix_instance_q15::numCols()'],['../structarm__matrix__instance__q31.html#abd161da7614eda927157f18b698074b1',1,'arm_matrix_instance_q31::numCols()'],['../structarm__bilinear__interp__instance__f32.html#aede17bebfb1f835b61d71dd813eab3f8',1,'arm_bilinear_interp_instance_f32::numCols()'],['../structarm__bilinear__interp__instance__q31.html#a6c3eff4eb17ff1d43f170efb84713a2d',1,'arm_bilinear_interp_instance_q31::numCols()'],['../structarm__bilinear__interp__instance__q15.html#a7fa8772d01583374ff8ac18205a26a37',1,'arm_bilinear_interp_instance_q15::numCols()'],['../structarm__bilinear__interp__instance__q7.html#a860dd0d24380ea06cfbb348fb3b12c9a',1,'arm_bilinear_interp_instance_q7::numCols()']]],
+  ['numframes',['NUMFRAMES',['../arm__signal__converge__example__f32_8c.html#a4b6b859e1e3f6021a360390be287ca2c',1,'arm_signal_converge_example_f32.c']]],
+  ['numrows',['numRows',['../structarm__matrix__instance__f32.html#a23f4e34d70a82c9cad7612add5640b7b',1,'arm_matrix_instance_f32::numRows()'],['../structarm__matrix__instance__f64.html#a8b44d1e5003345047c4ead9e1593bf22',1,'arm_matrix_instance_f64::numRows()'],['../structarm__matrix__instance__q15.html#a9bac6ed54be287c4d4f01a1a28be65f5',1,'arm_matrix_instance_q15::numRows()'],['../structarm__matrix__instance__q31.html#a63bacac158a821c8cfc06088d251598c',1,'arm_matrix_instance_q31::numRows()'],['../structarm__bilinear__interp__instance__f32.html#a34f2b17cc57b95011960df9718af6ed6',1,'arm_bilinear_interp_instance_f32::numRows()'],['../structarm__bilinear__interp__instance__q31.html#a2082e3eac56354d75291f03e96ce4aa5',1,'arm_bilinear_interp_instance_q31::numRows()'],['../structarm__bilinear__interp__instance__q15.html#a2130ae30a804995a9f5d0e2189e08565',1,'arm_bilinear_interp_instance_q15::numRows()'],['../structarm__bilinear__interp__instance__q7.html#ad5a8067cab5f9ea4688b11a623e16607',1,'arm_bilinear_interp_instance_q7::numRows()']]],
+  ['numstages',['numStages',['../structarm__biquad__casd__df1__inst__q15.html#ad6d95e70abcf4ff1300181415ad92153',1,'arm_biquad_casd_df1_inst_q15::numStages()'],['../structarm__biquad__casd__df1__inst__q31.html#a2c2b579f1df1d8273a5d9d945c27e1b2',1,'arm_biquad_casd_df1_inst_q31::numStages()'],['../structarm__biquad__casd__df1__inst__f32.html#af69820c37a87252c46453e4cfe120585',1,'arm_biquad_casd_df1_inst_f32::numStages()'],['../structarm__biquad__cas__df1__32x64__ins__q31.html#ad7cb9a9f5df8f4fcfc7a0b633672e574',1,'arm_biquad_cas_df1_32x64_ins_q31::numStages()'],['../structarm__biquad__cascade__df2T__instance__f32.html#a4d17958c33c3d0a905f974bac50f033f',1,'arm_biquad_cascade_df2T_instance_f32::numStages()'],['../structarm__biquad__cascade__stereo__df2T__instance__f32.html#a5655328252da5c2c2425ceed253bc4f1',1,'arm_biquad_cascade_stereo_df2T_instance_f32::numStages()'],['../structarm__biquad__cascade__df2T__instance__f64.html#ad55380ff835b533aa5168f836db8a4de',1,'arm_biquad_cascade_df2T_instance_f64::numStages()'],['../structarm__fir__lattice__instance__q15.html#a38b179138d6a6c9cac4f8f79b6fd5357',1,'arm_fir_lattice_instance_q15::numStages()'],['../structarm__fir__lattice__instance__q31.html#a9f3773bbb76bc5a8a5ee9d37786bf478',1,'arm_fir_lattice_instance_q31::numStages()'],['../structarm__fir__lattice__instance__f32.html#ad369bd9997a250f195254df37408a38f',1,'arm_fir_lattice_instance_f32::numStages()'],['../structarm__iir__lattice__instance__q15.html#a96fbed313bef01070409fa182d26ba3f',1,'arm_iir_lattice_instance_q15::numStages()'],['../structarm__iir__lattice__instance__q31.html#a9df4570ed28c50fd9193ab654ff236ad',1,'arm_iir_lattice_instance_q31::numStages()'],['../structarm__iir__lattice__instance__f32.html#af8de449af5efe1f30be82f9ba35587ee',1,'arm_iir_lattice_instance_f32::numStages()'],['../arm__graphic__equalizer__example__q31_8c.html#a23f8e430b510dfdb3ebe53bffca0d864',1,'NUMSTAGES(): arm_graphic_equalizer_example_q31.c']]],
+  ['numstudents',['NUMSTUDENTS',['../arm__class__marks__example__f32_8c.html#a9d89ac0707e7c9363544986d47a70bd3',1,'NUMSTUDENTS(): arm_class_marks_example_f32.c'],['../arm__class__marks__example__f32_8c.html#ab3b66d06b4af1af4ea2740d0ccf4e7bd',1,'numStudents(): arm_class_marks_example_f32.c']]],
+  ['numsubjects',['numSubjects',['../arm__class__marks__example__f32_8c.html#a3d01884f63bcb694226ca7c24980757a',1,'numSubjects(): arm_class_marks_example_f32.c'],['../arm__class__marks__example__f32_8c.html#a7b02f9b34bf2cd4d12633f5bf30771ec',1,'NUMSUBJECTS(): arm_class_marks_example_f32.c']]],
+  ['numtaps',['numTaps',['../structarm__fir__instance__q7.html#a9b50840e2c5ef5b17e1a584fb4cf0d06',1,'arm_fir_instance_q7::numTaps()'],['../structarm__fir__instance__q15.html#a0e46f93cf51bfb18b1be808be9c5bfc9',1,'arm_fir_instance_q15::numTaps()'],['../structarm__fir__instance__q31.html#a918fadd775b7a0482b21bf34dae2f094',1,'arm_fir_instance_q31::numTaps()'],['../structarm__fir__instance__f32.html#a20cf98c92b5323799b7881c9ff4d2f7c',1,'arm_fir_instance_f32::numTaps()'],['../structarm__fir__decimate__instance__q15.html#ac1e9844488ec717da334fbd4c4f41990',1,'arm_fir_decimate_instance_q15::numTaps()'],['../structarm__fir__decimate__instance__q31.html#a37915d42b0dc5e3057ebe83110798482',1,'arm_fir_decimate_instance_q31::numTaps()'],['../structarm__fir__decimate__instance__f32.html#a2aa2986129db8affef03ede88dd45a03',1,'arm_fir_decimate_instance_f32::numTaps()'],['../structarm__lms__instance__f32.html#af73880d9009982f5d14529869494ec3d',1,'arm_lms_instance_f32::numTaps()'],['../structarm__lms__instance__q15.html#a0078e894f805af1b360369e619fb57b3',1,'arm_lms_instance_q15::numTaps()'],['../structarm__lms__instance__q31.html#ac0d84f7d054555931ef8a62511fbcb8a',1,'arm_lms_instance_q31::numTaps()'],['../structarm__lms__norm__instance__f32.html#ac95f8ca3d816524c2070643852fac5e8',1,'arm_lms_norm_instance_f32::numTaps()'],['../structarm__lms__norm__instance__q31.html#a28e4c085af69c9c3e2e95dacf8004c3e',1,'arm_lms_norm_instance_q31::numTaps()'],['../structarm__lms__norm__instance__q15.html#a9ee7a45f4f315d7996a969e25fdc7146',1,'arm_lms_norm_instance_q15::numTaps()'],['../structarm__fir__sparse__instance__f32.html#a5e19e7f234ac30a3db843352bf2a8515',1,'arm_fir_sparse_instance_f32::numTaps()'],['../structarm__fir__sparse__instance__q31.html#a07b6c01e58ec6dde384719130d36b0dc',1,'arm_fir_sparse_instance_q31::numTaps()'],['../structarm__fir__sparse__instance__q15.html#a0f66b126dd8b85f7467cfb01b7bc4d77',1,'arm_fir_sparse_instance_q15::numTaps()'],['../structarm__fir__sparse__instance__q7.html#a54cdd27ca1c672b126c38763ce678b1c',1,'arm_fir_sparse_instance_q7::numTaps()'],['../arm__signal__converge__example__f32_8c.html#ac1d8ddb4f9a957eef3ad13d44de4d804',1,'NUMTAPS(): arm_signal_converge_example_f32.c']]],
+  ['nvalues',['nValues',['../structarm__linear__interp__instance__f32.html#a95f02a926b16d35359aca5b31e813b11',1,'arm_linear_interp_instance_f32']]]
+];
diff --git a/docs/DSP/html/search/all_e.html b/docs/DSP/html/search/all_e.html
new file mode 100644
index 0000000..3cda017
--- /dev/null
+++ b/docs/DSP/html/search/all_e.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_e.js b/docs/DSP/html/search/all_e.js
new file mode 100644
index 0000000..1e4e647
--- /dev/null
+++ b/docs/DSP/html/search/all_e.js
@@ -0,0 +1,6 @@
+var searchData=
+[
+  ['onebyfftlen',['onebyfftLen',['../structarm__cfft__radix2__instance__f32.html#a1d3d289d47443e597d88a40effd14b8f',1,'arm_cfft_radix2_instance_f32::onebyfftLen()'],['../structarm__cfft__radix4__instance__f32.html#ab9eed39e40b8d7c16381fbccf84467cd',1,'arm_cfft_radix4_instance_f32::onebyfftLen()']]],
+  ['outlen',['outLen',['../arm__convolution__example__f32_8c.html#a9c49c44c8bc5c432d220d33a26b4b589',1,'arm_convolution_example_f32.c']]],
+  ['outputq31',['outputQ31',['../arm__graphic__equalizer__example__q31_8c.html#a9862488450f2547b07aee8035d6b4d8a',1,'arm_graphic_equalizer_example_q31.c']]]
+];
diff --git a/docs/DSP/html/search/all_f.html b/docs/DSP/html/search/all_f.html
new file mode 100644
index 0000000..7419b02
--- /dev/null
+++ b/docs/DSP/html/search/all_f.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/all_f.js b/docs/DSP/html/search/all_f.js
new file mode 100644
index 0000000..9c4735f
--- /dev/null
+++ b/docs/DSP/html/search/all_f.js
@@ -0,0 +1,24 @@
+var searchData=
+[
+  ['partial_20convolution',['Partial Convolution',['../group__PartialConv.html',1,'']]],
+  ['pbitrevtable',['pBitRevTable',['../structarm__cfft__radix2__instance__q15.html#ab88afeff6493be3c8b5e4530efa82d51',1,'arm_cfft_radix2_instance_q15::pBitRevTable()'],['../structarm__cfft__radix4__instance__q15.html#a4acf704ae0cf30b53bf0fbfae8e34a59',1,'arm_cfft_radix4_instance_q15::pBitRevTable()'],['../structarm__cfft__radix2__instance__q31.html#ada8e5264f4b22ff4c621817978994674',1,'arm_cfft_radix2_instance_q31::pBitRevTable()'],['../structarm__cfft__radix4__instance__q31.html#a33a3bc774c97373261699463c05dfe54',1,'arm_cfft_radix4_instance_q31::pBitRevTable()'],['../structarm__cfft__radix2__instance__f32.html#a92b8fa0a151cd800436094903a5ca0a4',1,'arm_cfft_radix2_instance_f32::pBitRevTable()'],['../structarm__cfft__radix4__instance__f32.html#a8da0d2ca69749fde8cbb95caeac6fe6a',1,'arm_cfft_radix4_instance_f32::pBitRevTable()'],['../structarm__cfft__instance__q15.html#ac9160b80243b99a0b6e2f75ddb5cf0ae',1,'arm_cfft_instance_q15::pBitRevTable()'],['../structarm__cfft__instance__q31.html#a8a464461649f023325ced1e10470f5d0',1,'arm_cfft_instance_q31::pBitRevTable()'],['../structarm__cfft__instance__f32.html#a21ceaf59a1bb8440af57c28d2dd9bbab',1,'arm_cfft_instance_f32::pBitRevTable()']]],
+  ['pcfft',['pCfft',['../structarm__rfft__instance__q15.html#a4329c15b056444746d37ff082a24d31a',1,'arm_rfft_instance_q15::pCfft()'],['../structarm__rfft__instance__q31.html#a8fe10d425b59e096c23aa4bb5caa1974',1,'arm_rfft_instance_q31::pCfft()'],['../structarm__rfft__instance__f32.html#a9f47ba9f50c81e4445ae3827b981bc05',1,'arm_rfft_instance_f32::pCfft()'],['../structarm__dct4__instance__f32.html#a018f7860b6e070af533fb7d76c7cdc32',1,'arm_dct4_instance_f32::pCfft()'],['../structarm__dct4__instance__q31.html#ac96579cfb28d08bb11dd2fe4c6303833',1,'arm_dct4_instance_q31::pCfft()'],['../structarm__dct4__instance__q15.html#a7284932ee8c36107c33815eb62eadffc',1,'arm_dct4_instance_q15::pCfft()']]],
+  ['pcoeffs',['pCoeffs',['../structarm__fir__instance__q7.html#a0e45aedefc3fffad6cb315c5b6e5bd49',1,'arm_fir_instance_q7::pCoeffs()'],['../structarm__fir__instance__q15.html#a6d16db16a5f8f0db54938f2967244d9e',1,'arm_fir_instance_q15::pCoeffs()'],['../structarm__fir__instance__q31.html#afaae4c884bdf11a4ec2f3b9bb2bb51d0',1,'arm_fir_instance_q31::pCoeffs()'],['../structarm__fir__instance__f32.html#a1c9cfca901d5902afeb640f2831488f4',1,'arm_fir_instance_f32::pCoeffs()'],['../structarm__biquad__casd__df1__inst__q15.html#a1edaacdebb5b09d7635bf20c779855fc',1,'arm_biquad_casd_df1_inst_q15::pCoeffs()'],['../structarm__biquad__casd__df1__inst__q31.html#aa62366c632f3b5305086f841f079dbd2',1,'arm_biquad_casd_df1_inst_q31::pCoeffs()'],['../structarm__biquad__casd__df1__inst__f32.html#af9df3820576fb921809d1462c9c6d16c',1,'arm_biquad_casd_df1_inst_f32::pCoeffs()'],['../structarm__fir__decimate__instance__q15.html#a01cacab67e73945e8289075598ede14d',1,'arm_fir_decimate_instance_q15::pCoeffs()'],['../structarm__fir__decimate__instance__q31.html#a030d0391538c2481c5b348fd09a952ff',1,'arm_fir_decimate_instance_q31::pCoeffs()'],['../structarm__fir__decimate__instance__f32.html#a268a8b0e80a3d9764baf33e4bc10dde2',1,'arm_fir_decimate_instance_f32::pCoeffs()'],['../structarm__fir__interpolate__instance__q15.html#a767d91d61d4c0beeddd4325d28d28e24',1,'arm_fir_interpolate_instance_q15::pCoeffs()'],['../structarm__fir__interpolate__instance__q31.html#afa719433687e1936ec3403d0d32f06e6',1,'arm_fir_interpolate_instance_q31::pCoeffs()'],['../structarm__fir__interpolate__instance__f32.html#a86053b715980a93c9df630d6de5bb63c',1,'arm_fir_interpolate_instance_f32::pCoeffs()'],['../structarm__biquad__cas__df1__32x64__ins__q31.html#a490462d6ebe0fecfb6acbf51bed22ecf',1,'arm_biquad_cas_df1_32x64_ins_q31::pCoeffs()'],['../structarm__biquad__cascade__df2T__instance__f32.html#a49a24fe1b6ad3b0b26779c32d8d80b2e',1,'arm_biquad_cascade_df2T_instance_f32::pCoeffs()'],['../structarm__biquad__cascade__stereo__df2T__instance__f32.html#a58b15644de62a632c5e9d4a563569dc6',1,'arm_biquad_cascade_stereo_df2T_instance_f32::pCoeffs()'],['../structarm__biquad__cascade__df2T__instance__f64.html#ae2f0180f9038c0393e1d6921bb3b878b',1,'arm_biquad_cascade_df2T_instance_f64::pCoeffs()'],['../structarm__fir__lattice__instance__q15.html#a78f872826140069cf67836fff87360bc',1,'arm_fir_lattice_instance_q15::pCoeffs()'],['../structarm__fir__lattice__instance__q31.html#a66c3364bf5863cd45e05f1652c3dc522',1,'arm_fir_lattice_instance_q31::pCoeffs()'],['../structarm__fir__lattice__instance__f32.html#a33bf5948c947f9ef80a99717cb0a0a43',1,'arm_fir_lattice_instance_f32::pCoeffs()'],['../structarm__lms__instance__f32.html#a4795c6f7d3f17cec15c2fd09f66edd1a',1,'arm_lms_instance_f32::pCoeffs()'],['../structarm__lms__instance__q15.html#a42f95368b94898eb82608e1113d18cab',1,'arm_lms_instance_q15::pCoeffs()'],['../structarm__lms__instance__q31.html#a4afe56e991a5416adfd462aa88bda500',1,'arm_lms_instance_q31::pCoeffs()'],['../structarm__lms__norm__instance__f32.html#a1ba688d90aba7de003ed4ad8e2e7ddda',1,'arm_lms_norm_instance_f32::pCoeffs()'],['../structarm__lms__norm__instance__q31.html#a57a64c1ff102d033c1bd05043f1d9955',1,'arm_lms_norm_instance_q31::pCoeffs()'],['../structarm__lms__norm__instance__q15.html#ae7bca648c75a2ffa02d87852bb78bc8a',1,'arm_lms_norm_instance_q15::pCoeffs()'],['../structarm__fir__sparse__instance__f32.html#a04af7c738dfb0882ad102fcad501d94a',1,'arm_fir_sparse_instance_f32::pCoeffs()'],['../structarm__fir__sparse__instance__q31.html#a093d6227f0d1597982cd083fb126f4e0',1,'arm_fir_sparse_instance_q31::pCoeffs()'],['../structarm__fir__sparse__instance__q15.html#a78a6565473b5f0b8c77c3f0f58a76069',1,'arm_fir_sparse_instance_q15::pCoeffs()'],['../structarm__fir__sparse__instance__q7.html#a3dac86f15e33553e8f3e19e0d712bae5',1,'arm_fir_sparse_instance_q7::pCoeffs()']]],
+  ['pcosfactor',['pCosFactor',['../structarm__dct4__instance__f32.html#a6da1187e070801e011ce5e0582efa861',1,'arm_dct4_instance_f32::pCosFactor()'],['../structarm__dct4__instance__q31.html#af97204d1838925621fc82021a0c2d6c1',1,'arm_dct4_instance_q31::pCosFactor()'],['../structarm__dct4__instance__q15.html#ac76df681b1bd502fb4874c06f055dded',1,'arm_dct4_instance_q15::pCosFactor()']]],
+  ['pdata',['pData',['../structarm__matrix__instance__f32.html#af3917c032600a9dfd5ed4a96f074910a',1,'arm_matrix_instance_f32::pData()'],['../structarm__matrix__instance__f64.html#a5b2475f8ff1e4818955cdd18bc40a097',1,'arm_matrix_instance_f64::pData()'],['../structarm__matrix__instance__q15.html#a6da33a5553e634787d0f515cf8d724af',1,'arm_matrix_instance_q15::pData()'],['../structarm__matrix__instance__q31.html#a09a64267c0579fef086efc9059741e56',1,'arm_matrix_instance_q31::pData()'],['../structarm__bilinear__interp__instance__f32.html#afd1e764591c991c212d56c893efb5ea4',1,'arm_bilinear_interp_instance_f32::pData()'],['../structarm__bilinear__interp__instance__q31.html#a843eae0c9db5f815e77e1aaf9afea358',1,'arm_bilinear_interp_instance_q31::pData()'],['../structarm__bilinear__interp__instance__q15.html#a50d75b1316cee3e0dfad6dcc4c9a2954',1,'arm_bilinear_interp_instance_q15::pData()'],['../structarm__bilinear__interp__instance__q7.html#af05194d691bbefb02c34bafb22ca9ef0',1,'arm_bilinear_interp_instance_q7::pData()']]],
+  ['phaselength',['phaseLength',['../structarm__fir__interpolate__instance__q15.html#ad5178a02a697a77e0d0e60705d9f0a19',1,'arm_fir_interpolate_instance_q15::phaseLength()'],['../structarm__fir__interpolate__instance__q31.html#a5d243796584afc7cd6c557f00b7acca5',1,'arm_fir_interpolate_instance_q31::phaseLength()'],['../structarm__fir__interpolate__instance__f32.html#a389e669e13ec56292a70db8e92194b12',1,'arm_fir_interpolate_instance_f32::phaseLength()']]],
+  ['pi',['PI',['../arm__math_8h.html#a598a3330b3c21701223ee0ca14316eca',1,'arm_math.h']]],
+  ['pid_20motor_20control',['PID Motor Control',['../group__PID.html',1,'']]],
+  ['pkcoeffs',['pkCoeffs',['../structarm__iir__lattice__instance__q15.html#a41c214a1ec38d4a82fae8899d715dd29',1,'arm_iir_lattice_instance_q15::pkCoeffs()'],['../structarm__iir__lattice__instance__q31.html#a1d30aa16aac7722936ea9dee59211863',1,'arm_iir_lattice_instance_q31::pkCoeffs()'],['../structarm__iir__lattice__instance__f32.html#aa69fcdd3775e828d450ce1bbd978fa31',1,'arm_iir_lattice_instance_f32::pkCoeffs()']]],
+  ['postshift',['postShift',['../structarm__biquad__casd__df1__inst__q15.html#ada7e9d6269e6ed4eacf8f68729e9832d',1,'arm_biquad_casd_df1_inst_q15::postShift()'],['../structarm__biquad__casd__df1__inst__q31.html#a636c7fbe09ec4bef0bc0a4b4e2151cbe',1,'arm_biquad_casd_df1_inst_q31::postShift()'],['../structarm__biquad__cas__df1__32x64__ins__q31.html#a8e9d58e8dba5aa3b2fc4f36d2ed07996',1,'arm_biquad_cas_df1_32x64_ins_q31::postShift()'],['../structarm__lms__instance__q15.html#acca5fbaef4a52ae411de24c9a0b929cf',1,'arm_lms_instance_q15::postShift()'],['../structarm__lms__instance__q31.html#a4705a8f0011bb9166e09bf5bd51e595e',1,'arm_lms_instance_q31::postShift()'],['../structarm__lms__norm__instance__q31.html#a28d7b9e437817f83397e081967e90f3c',1,'arm_lms_norm_instance_q31::postShift()'],['../structarm__lms__norm__instance__q15.html#aa0d435fbcf7dedb7179d4467e9b79e9f',1,'arm_lms_norm_instance_q15::postShift()']]],
+  ['power',['Power',['../group__power.html',1,'']]],
+  ['prfft',['pRfft',['../structarm__dct4__instance__f32.html#a978f37fc19add31af243ab5c63ae502f',1,'arm_dct4_instance_f32::pRfft()'],['../structarm__dct4__instance__q31.html#af1487dab5e7963b85dc0fdc6bf492542',1,'arm_dct4_instance_q31::pRfft()'],['../structarm__dct4__instance__q15.html#a11cf95c1cd9dd2dd5e4b81b8f88dc208',1,'arm_dct4_instance_q15::pRfft()']]],
+  ['pstate',['pState',['../structarm__fir__instance__q7.html#aaddea3b9c7e16ddfd9428b7bf9f9c200',1,'arm_fir_instance_q7::pState()'],['../structarm__fir__instance__q15.html#aa8d25f44f45b6a6c4cf38c31569b8a01',1,'arm_fir_instance_q15::pState()'],['../structarm__fir__instance__q31.html#a409f39c93b744784648bdc365541444d',1,'arm_fir_instance_q31::pState()'],['../structarm__fir__instance__f32.html#a7afcf4022e8560db9b8fd28b0d090a15',1,'arm_fir_instance_f32::pState()'],['../structarm__biquad__casd__df1__inst__q15.html#a5481104ef2f8f81360b80b47d69ae932',1,'arm_biquad_casd_df1_inst_q15::pState()'],['../structarm__biquad__casd__df1__inst__q31.html#a5dcf4727f58eb4e8e8b392508d8657bb',1,'arm_biquad_casd_df1_inst_q31::pState()'],['../structarm__biquad__casd__df1__inst__f32.html#a8c245d79e0d8cfabc82409d4b54fb682',1,'arm_biquad_casd_df1_inst_f32::pState()'],['../structarm__fir__decimate__instance__q15.html#a3f7b5184bb28853ef401b001df121047',1,'arm_fir_decimate_instance_q15::pState()'],['../structarm__fir__decimate__instance__q31.html#a0ef0ef9e265f7ab873cfc6daa7593fdb',1,'arm_fir_decimate_instance_q31::pState()'],['../structarm__fir__decimate__instance__f32.html#a5bddf29aaaf2011d2e3bcec59a83f633',1,'arm_fir_decimate_instance_f32::pState()'],['../structarm__fir__interpolate__instance__q15.html#a26b864363fa47954248f2590e3a82a3c',1,'arm_fir_interpolate_instance_q15::pState()'],['../structarm__fir__interpolate__instance__q31.html#addde04514b6e6ac72be3d609f0398b1a',1,'arm_fir_interpolate_instance_q31::pState()'],['../structarm__fir__interpolate__instance__f32.html#a42a8ba1bda85fa86d7b6c84d3da4c75b',1,'arm_fir_interpolate_instance_f32::pState()'],['../structarm__biquad__cas__df1__32x64__ins__q31.html#a4c899cdfaf2bb955323e93637bd662e0',1,'arm_biquad_cas_df1_32x64_ins_q31::pState()'],['../structarm__biquad__cascade__df2T__instance__f32.html#a24d223addfd926a7177088cf2efe76b1',1,'arm_biquad_cascade_df2T_instance_f32::pState()'],['../structarm__biquad__cascade__stereo__df2T__instance__f32.html#a2cb00048bb1fe957a03c1ff56dfaf8f0',1,'arm_biquad_cascade_stereo_df2T_instance_f32::pState()'],['../structarm__biquad__cascade__df2T__instance__f64.html#a0bde57b618e3f9059b23b0de64e12ce3',1,'arm_biquad_cascade_df2T_instance_f64::pState()'],['../structarm__fir__lattice__instance__q15.html#a37b90dea2bc3ee7c9951a9fe74db0cbb',1,'arm_fir_lattice_instance_q15::pState()'],['../structarm__fir__lattice__instance__q31.html#a08fe9494ab7cd336b791e9657adadcf6',1,'arm_fir_lattice_instance_q31::pState()'],['../structarm__fir__lattice__instance__f32.html#ae348884a1ba9b83fadccd5da640cbcaf',1,'arm_fir_lattice_instance_f32::pState()'],['../structarm__iir__lattice__instance__q15.html#afd0136ab917b529554d93f41a5e04618',1,'arm_iir_lattice_instance_q15::pState()'],['../structarm__iir__lattice__instance__q31.html#a941282745effd26a889fbfadf4b95e6a',1,'arm_iir_lattice_instance_q31::pState()'],['../structarm__iir__lattice__instance__f32.html#a30babe7815510219e6e3d28e6e4a5969',1,'arm_iir_lattice_instance_f32::pState()'],['../structarm__lms__instance__f32.html#aaf94285be2f99b5b9af40bea8dcb14b9',1,'arm_lms_instance_f32::pState()'],['../structarm__lms__instance__q15.html#a9a575ff82c1e68cbb583083439260d08',1,'arm_lms_instance_q15::pState()'],['../structarm__lms__instance__q31.html#a206d47b49de6f357f933ebe61520753c',1,'arm_lms_instance_q31::pState()'],['../structarm__lms__norm__instance__f32.html#a0bc03338687002ed5f2e4a363eb095ec',1,'arm_lms_norm_instance_f32::pState()'],['../structarm__lms__norm__instance__q31.html#a6b25c96cf048b77078d62f4252a01ec4',1,'arm_lms_norm_instance_q31::pState()'],['../structarm__lms__norm__instance__q15.html#aa4de490b3bdbd03561b76ee07901c8e3',1,'arm_lms_norm_instance_q15::pState()'],['../structarm__fir__sparse__instance__f32.html#a794af0916666d11cc564d6df08553555',1,'arm_fir_sparse_instance_f32::pState()'],['../structarm__fir__sparse__instance__q31.html#a830be89daa5a393b225048889aa045d1',1,'arm_fir_sparse_instance_q31::pState()'],['../structarm__fir__sparse__instance__q15.html#a98b92b0f5208110129b9a67b1db90408',1,'arm_fir_sparse_instance_q15::pState()'],['../structarm__fir__sparse__instance__q7.html#a18072cf3ef3666d588f0d49512f2b28f',1,'arm_fir_sparse_instance_q7::pState()']]],
+  ['ptapdelay',['pTapDelay',['../structarm__fir__sparse__instance__f32.html#aaa54ae67e5d10c6dd0d697945c638d31',1,'arm_fir_sparse_instance_f32::pTapDelay()'],['../structarm__fir__sparse__instance__q31.html#ab87ae457adec8f727afefaa2599fc983',1,'arm_fir_sparse_instance_q31::pTapDelay()'],['../structarm__fir__sparse__instance__q15.html#aeab2855176c6efdb231a73a3672837d5',1,'arm_fir_sparse_instance_q15::pTapDelay()'],['../structarm__fir__sparse__instance__q7.html#ac625393c84bc0342ffdf26fc4eba1ac1',1,'arm_fir_sparse_instance_q7::pTapDelay()']]],
+  ['ptwiddle',['pTwiddle',['../structarm__cfft__radix2__instance__q15.html#a3809dd15e7cbf1a054c728cfbbb0cc5a',1,'arm_cfft_radix2_instance_q15::pTwiddle()'],['../structarm__cfft__radix4__instance__q15.html#a29dd693537e45421a36891f8439e1fba',1,'arm_cfft_radix4_instance_q15::pTwiddle()'],['../structarm__cfft__radix2__instance__q31.html#a1d5bbe9a991e133f81652a77a7985d23',1,'arm_cfft_radix2_instance_q31::pTwiddle()'],['../structarm__cfft__radix4__instance__q31.html#a561c22dee4cbdcfa0fd5f15106ecc306',1,'arm_cfft_radix4_instance_q31::pTwiddle()'],['../structarm__cfft__radix2__instance__f32.html#adb0c9d47dbfbd90a6f6ed0a05313a974',1,'arm_cfft_radix2_instance_f32::pTwiddle()'],['../structarm__cfft__radix4__instance__f32.html#a14860c7544911702ca1fa0bf78204ef3',1,'arm_cfft_radix4_instance_f32::pTwiddle()'],['../structarm__cfft__instance__q15.html#afdaf12ce4687cec021c5ae73d0987a3f',1,'arm_cfft_instance_q15::pTwiddle()'],['../structarm__cfft__instance__q31.html#af751114feb91de3ace8600e91bdd0872',1,'arm_cfft_instance_q31::pTwiddle()'],['../structarm__cfft__instance__f32.html#a59cc6f753f1498716e1444ac054c06de',1,'arm_cfft_instance_f32::pTwiddle()'],['../structarm__dct4__instance__f32.html#ad13544aafad268588c62e3eb35ae662c',1,'arm_dct4_instance_f32::pTwiddle()'],['../structarm__dct4__instance__q31.html#a7db236e22673146bb1d2c962f0713f08',1,'arm_dct4_instance_q31::pTwiddle()'],['../structarm__dct4__instance__q15.html#abc6c847e9f906781e1d5da40e9aafa76',1,'arm_dct4_instance_q15::pTwiddle()']]],
+  ['ptwiddleareal',['pTwiddleAReal',['../structarm__rfft__instance__q15.html#affbf2de522ac029432d98e8373c0ec53',1,'arm_rfft_instance_q15::pTwiddleAReal()'],['../structarm__rfft__instance__q31.html#a2a0c944e66bab92fcbe19d1c29153250',1,'arm_rfft_instance_q31::pTwiddleAReal()'],['../structarm__rfft__instance__f32.html#a534cc7e6e9b3e3dd022fad611c762142',1,'arm_rfft_instance_f32::pTwiddleAReal()']]],
+  ['ptwiddlebreal',['pTwiddleBReal',['../structarm__rfft__instance__q15.html#a937d815022adc557b435ba8c6cd58b0d',1,'arm_rfft_instance_q15::pTwiddleBReal()'],['../structarm__rfft__instance__q31.html#ae5070be4c2e0327e618f5e1f4c5b9d80',1,'arm_rfft_instance_q31::pTwiddleBReal()'],['../structarm__rfft__instance__f32.html#a23543ecfd027fea2477fe1eea23c3c4d',1,'arm_rfft_instance_f32::pTwiddleBReal()']]],
+  ['ptwiddlerfft',['pTwiddleRFFT',['../structarm__rfft__fast__instance__f32.html#a9f30b04f163fabc1b24421d3c323d5fc',1,'arm_rfft_fast_instance_f32']]],
+  ['pvcoeffs',['pvCoeffs',['../structarm__iir__lattice__instance__q15.html#a4c4f57f45b223abbe2a9fb727bd2cad9',1,'arm_iir_lattice_instance_q15::pvCoeffs()'],['../structarm__iir__lattice__instance__q31.html#a04507e2b982b1dfa97b7b55752dea6b9',1,'arm_iir_lattice_instance_q31::pvCoeffs()'],['../structarm__iir__lattice__instance__f32.html#afc7c8f577e6f27d097fe55f57e707f72',1,'arm_iir_lattice_instance_f32::pvCoeffs()']]],
+  ['pydata',['pYData',['../structarm__linear__interp__instance__f32.html#ab373001f6afad0850359c344a4d7eee4',1,'arm_linear_interp_instance_f32']]]
+];
diff --git a/docs/DSP/html/search/classes_0.html b/docs/DSP/html/search/classes_0.html
new file mode 100644
index 0000000..fabdc03
--- /dev/null
+++ b/docs/DSP/html/search/classes_0.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/classes_0.js b/docs/DSP/html/search/classes_0.js
new file mode 100644
index 0000000..024aba7
--- /dev/null
+++ b/docs/DSP/html/search/classes_0.js
@@ -0,0 +1,64 @@
+var searchData=
+[
+  ['arm_5fbilinear_5finterp_5finstance_5ff32',['arm_bilinear_interp_instance_f32',['../structarm__bilinear__interp__instance__f32.html',1,'']]],
+  ['arm_5fbilinear_5finterp_5finstance_5fq15',['arm_bilinear_interp_instance_q15',['../structarm__bilinear__interp__instance__q15.html',1,'']]],
+  ['arm_5fbilinear_5finterp_5finstance_5fq31',['arm_bilinear_interp_instance_q31',['../structarm__bilinear__interp__instance__q31.html',1,'']]],
+  ['arm_5fbilinear_5finterp_5finstance_5fq7',['arm_bilinear_interp_instance_q7',['../structarm__bilinear__interp__instance__q7.html',1,'']]],
+  ['arm_5fbiquad_5fcas_5fdf1_5f32x64_5fins_5fq31',['arm_biquad_cas_df1_32x64_ins_q31',['../structarm__biquad__cas__df1__32x64__ins__q31.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5finstance_5ff32',['arm_biquad_cascade_df2T_instance_f32',['../structarm__biquad__cascade__df2T__instance__f32.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5finstance_5ff64',['arm_biquad_cascade_df2T_instance_f64',['../structarm__biquad__cascade__df2T__instance__f64.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fstereo_5fdf2t_5finstance_5ff32',['arm_biquad_cascade_stereo_df2T_instance_f32',['../structarm__biquad__cascade__stereo__df2T__instance__f32.html',1,'']]],
+  ['arm_5fbiquad_5fcasd_5fdf1_5finst_5ff32',['arm_biquad_casd_df1_inst_f32',['../structarm__biquad__casd__df1__inst__f32.html',1,'']]],
+  ['arm_5fbiquad_5fcasd_5fdf1_5finst_5fq15',['arm_biquad_casd_df1_inst_q15',['../structarm__biquad__casd__df1__inst__q15.html',1,'']]],
+  ['arm_5fbiquad_5fcasd_5fdf1_5finst_5fq31',['arm_biquad_casd_df1_inst_q31',['../structarm__biquad__casd__df1__inst__q31.html',1,'']]],
+  ['arm_5fcfft_5finstance_5ff32',['arm_cfft_instance_f32',['../structarm__cfft__instance__f32.html',1,'']]],
+  ['arm_5fcfft_5finstance_5fq15',['arm_cfft_instance_q15',['../structarm__cfft__instance__q15.html',1,'']]],
+  ['arm_5fcfft_5finstance_5fq31',['arm_cfft_instance_q31',['../structarm__cfft__instance__q31.html',1,'']]],
+  ['arm_5fcfft_5fradix2_5finstance_5ff32',['arm_cfft_radix2_instance_f32',['../structarm__cfft__radix2__instance__f32.html',1,'']]],
+  ['arm_5fcfft_5fradix2_5finstance_5fq15',['arm_cfft_radix2_instance_q15',['../structarm__cfft__radix2__instance__q15.html',1,'']]],
+  ['arm_5fcfft_5fradix2_5finstance_5fq31',['arm_cfft_radix2_instance_q31',['../structarm__cfft__radix2__instance__q31.html',1,'']]],
+  ['arm_5fcfft_5fradix4_5finstance_5ff32',['arm_cfft_radix4_instance_f32',['../structarm__cfft__radix4__instance__f32.html',1,'']]],
+  ['arm_5fcfft_5fradix4_5finstance_5fq15',['arm_cfft_radix4_instance_q15',['../structarm__cfft__radix4__instance__q15.html',1,'']]],
+  ['arm_5fcfft_5fradix4_5finstance_5fq31',['arm_cfft_radix4_instance_q31',['../structarm__cfft__radix4__instance__q31.html',1,'']]],
+  ['arm_5fdct4_5finstance_5ff32',['arm_dct4_instance_f32',['../structarm__dct4__instance__f32.html',1,'']]],
+  ['arm_5fdct4_5finstance_5fq15',['arm_dct4_instance_q15',['../structarm__dct4__instance__q15.html',1,'']]],
+  ['arm_5fdct4_5finstance_5fq31',['arm_dct4_instance_q31',['../structarm__dct4__instance__q31.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5finstance_5ff32',['arm_fir_decimate_instance_f32',['../structarm__fir__decimate__instance__f32.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5finstance_5fq15',['arm_fir_decimate_instance_q15',['../structarm__fir__decimate__instance__q15.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5finstance_5fq31',['arm_fir_decimate_instance_q31',['../structarm__fir__decimate__instance__q31.html',1,'']]],
+  ['arm_5ffir_5finstance_5ff32',['arm_fir_instance_f32',['../structarm__fir__instance__f32.html',1,'']]],
+  ['arm_5ffir_5finstance_5fq15',['arm_fir_instance_q15',['../structarm__fir__instance__q15.html',1,'']]],
+  ['arm_5ffir_5finstance_5fq31',['arm_fir_instance_q31',['../structarm__fir__instance__q31.html',1,'']]],
+  ['arm_5ffir_5finstance_5fq7',['arm_fir_instance_q7',['../structarm__fir__instance__q7.html',1,'']]],
+  ['arm_5ffir_5finterpolate_5finstance_5ff32',['arm_fir_interpolate_instance_f32',['../structarm__fir__interpolate__instance__f32.html',1,'']]],
+  ['arm_5ffir_5finterpolate_5finstance_5fq15',['arm_fir_interpolate_instance_q15',['../structarm__fir__interpolate__instance__q15.html',1,'']]],
+  ['arm_5ffir_5finterpolate_5finstance_5fq31',['arm_fir_interpolate_instance_q31',['../structarm__fir__interpolate__instance__q31.html',1,'']]],
+  ['arm_5ffir_5flattice_5finstance_5ff32',['arm_fir_lattice_instance_f32',['../structarm__fir__lattice__instance__f32.html',1,'']]],
+  ['arm_5ffir_5flattice_5finstance_5fq15',['arm_fir_lattice_instance_q15',['../structarm__fir__lattice__instance__q15.html',1,'']]],
+  ['arm_5ffir_5flattice_5finstance_5fq31',['arm_fir_lattice_instance_q31',['../structarm__fir__lattice__instance__q31.html',1,'']]],
+  ['arm_5ffir_5fsparse_5finstance_5ff32',['arm_fir_sparse_instance_f32',['../structarm__fir__sparse__instance__f32.html',1,'']]],
+  ['arm_5ffir_5fsparse_5finstance_5fq15',['arm_fir_sparse_instance_q15',['../structarm__fir__sparse__instance__q15.html',1,'']]],
+  ['arm_5ffir_5fsparse_5finstance_5fq31',['arm_fir_sparse_instance_q31',['../structarm__fir__sparse__instance__q31.html',1,'']]],
+  ['arm_5ffir_5fsparse_5finstance_5fq7',['arm_fir_sparse_instance_q7',['../structarm__fir__sparse__instance__q7.html',1,'']]],
+  ['arm_5fiir_5flattice_5finstance_5ff32',['arm_iir_lattice_instance_f32',['../structarm__iir__lattice__instance__f32.html',1,'']]],
+  ['arm_5fiir_5flattice_5finstance_5fq15',['arm_iir_lattice_instance_q15',['../structarm__iir__lattice__instance__q15.html',1,'']]],
+  ['arm_5fiir_5flattice_5finstance_5fq31',['arm_iir_lattice_instance_q31',['../structarm__iir__lattice__instance__q31.html',1,'']]],
+  ['arm_5flinear_5finterp_5finstance_5ff32',['arm_linear_interp_instance_f32',['../structarm__linear__interp__instance__f32.html',1,'']]],
+  ['arm_5flms_5finstance_5ff32',['arm_lms_instance_f32',['../structarm__lms__instance__f32.html',1,'']]],
+  ['arm_5flms_5finstance_5fq15',['arm_lms_instance_q15',['../structarm__lms__instance__q15.html',1,'']]],
+  ['arm_5flms_5finstance_5fq31',['arm_lms_instance_q31',['../structarm__lms__instance__q31.html',1,'']]],
+  ['arm_5flms_5fnorm_5finstance_5ff32',['arm_lms_norm_instance_f32',['../structarm__lms__norm__instance__f32.html',1,'']]],
+  ['arm_5flms_5fnorm_5finstance_5fq15',['arm_lms_norm_instance_q15',['../structarm__lms__norm__instance__q15.html',1,'']]],
+  ['arm_5flms_5fnorm_5finstance_5fq31',['arm_lms_norm_instance_q31',['../structarm__lms__norm__instance__q31.html',1,'']]],
+  ['arm_5fmatrix_5finstance_5ff32',['arm_matrix_instance_f32',['../structarm__matrix__instance__f32.html',1,'']]],
+  ['arm_5fmatrix_5finstance_5ff64',['arm_matrix_instance_f64',['../structarm__matrix__instance__f64.html',1,'']]],
+  ['arm_5fmatrix_5finstance_5fq15',['arm_matrix_instance_q15',['../structarm__matrix__instance__q15.html',1,'']]],
+  ['arm_5fmatrix_5finstance_5fq31',['arm_matrix_instance_q31',['../structarm__matrix__instance__q31.html',1,'']]],
+  ['arm_5fpid_5finstance_5ff32',['arm_pid_instance_f32',['../structarm__pid__instance__f32.html',1,'']]],
+  ['arm_5fpid_5finstance_5fq15',['arm_pid_instance_q15',['../structarm__pid__instance__q15.html',1,'']]],
+  ['arm_5fpid_5finstance_5fq31',['arm_pid_instance_q31',['../structarm__pid__instance__q31.html',1,'']]],
+  ['arm_5frfft_5ffast_5finstance_5ff32',['arm_rfft_fast_instance_f32',['../structarm__rfft__fast__instance__f32.html',1,'']]],
+  ['arm_5frfft_5finstance_5ff32',['arm_rfft_instance_f32',['../structarm__rfft__instance__f32.html',1,'']]],
+  ['arm_5frfft_5finstance_5fq15',['arm_rfft_instance_q15',['../structarm__rfft__instance__q15.html',1,'']]],
+  ['arm_5frfft_5finstance_5fq31',['arm_rfft_instance_q31',['../structarm__rfft__instance__q31.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/close.png b/docs/DSP/html/search/close.png
new file mode 100644
index 0000000..9342d3d
Binary files /dev/null and b/docs/DSP/html/search/close.png differ
diff --git a/docs/DSP/html/search/defines_0.html b/docs/DSP/html/search/defines_0.html
new file mode 100644
index 0000000..c2f0b46
--- /dev/null
+++ b/docs/DSP/html/search/defines_0.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/defines_0.js b/docs/DSP/html/search/defines_0.js
new file mode 100644
index 0000000..6d26699
--- /dev/null
+++ b/docs/DSP/html/search/defines_0.js
@@ -0,0 +1,11 @@
+var searchData=
+[
+  ['_5f_5fcmsis_5fgeneric',['__CMSIS_GENERIC',['../arm__math_8h.html#a87c3b351c33a90de11a2f23e67867a8a',1,'arm_math.h']]],
+  ['_5f_5fpackq7',['__PACKq7',['../arm__math_8h.html#a3ebff224ad44c217fde9f530342e2960',1,'arm_math.h']]],
+  ['_5f_5fpkhbt',['__PKHBT',['../arm__math_8h.html#aa505179349146cf6186640b4c8b47714',1,'arm_math.h']]],
+  ['_5f_5fpkhtb',['__PKHTB',['../arm__math_8h.html#ac4be483b8d98e977a69baf4a292a76fe',1,'arm_math.h']]],
+  ['_5f_5fsimd32',['__SIMD32',['../arm__math_8h.html#a9de2e0a5785be82866bcb96012282248',1,'arm_math.h']]],
+  ['_5f_5fsimd32_5fconst',['__SIMD32_CONST',['../arm__math_8h.html#a1185d670d798aaf52eec13f0403f3407',1,'arm_math.h']]],
+  ['_5f_5fsimd64',['__SIMD64',['../arm__math_8h.html#ad1b053da364f9fd82ca1a381df7590b6',1,'arm_math.h']]],
+  ['_5fsimd32_5foffset',['_SIMD32_OFFSET',['../arm__math_8h.html#af0d54ec57b936994a34f073d0049ea3f',1,'arm_math.h']]]
+];
diff --git a/docs/DSP/html/search/defines_1.html b/docs/DSP/html/search/defines_1.html
new file mode 100644
index 0000000..9e1d9fa
--- /dev/null
+++ b/docs/DSP/html/search/defines_1.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/defines_1.js b/docs/DSP/html/search/defines_1.js
new file mode 100644
index 0000000..4482766
--- /dev/null
+++ b/docs/DSP/html/search/defines_1.js
@@ -0,0 +1,22 @@
+var searchData=
+[
+  ['align4',['ALIGN4',['../arm__math_8h.html#a280a402ab28c399fcc4168f2ed631acb',1,'arm_math.h']]],
+  ['armbitrevindextable_5f1024_5ftable_5flength',['ARMBITREVINDEXTABLE_1024_TABLE_LENGTH',['../arm__common__tables_8h.html#a5f6f615f438c5134a9b7e746139705df',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5f128_5ftable_5flength',['ARMBITREVINDEXTABLE_128_TABLE_LENGTH',['../arm__common__tables_8h.html#abb73376f7efda869394aab2acef4291c',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5f16_5ftable_5flength',['ARMBITREVINDEXTABLE_16_TABLE_LENGTH',['../arm__common__tables_8h.html#ae238c932ca2cc11cc8aebdfc953adb63',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5f2048_5ftable_5flength',['ARMBITREVINDEXTABLE_2048_TABLE_LENGTH',['../arm__common__tables_8h.html#a3c561d85c5fc37cf2e111123d32353c3',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5f256_5ftable_5flength',['ARMBITREVINDEXTABLE_256_TABLE_LENGTH',['../arm__common__tables_8h.html#aa7dc18c3b4f8d76f5a29f7b182007934',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5f32_5ftable_5flength',['ARMBITREVINDEXTABLE_32_TABLE_LENGTH',['../arm__common__tables_8h.html#a53e4f11ab8b72fd91e9654efe1154ca5',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5f4096_5ftable_5flength',['ARMBITREVINDEXTABLE_4096_TABLE_LENGTH',['../arm__common__tables_8h.html#ae89013dc2971400f8afa166c578ad944',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5f512_5ftable_5flength',['ARMBITREVINDEXTABLE_512_TABLE_LENGTH',['../arm__common__tables_8h.html#ab21231782baf177ef3edad11aeba5a4f',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5f64_5ftable_5flength',['ARMBITREVINDEXTABLE_64_TABLE_LENGTH',['../arm__common__tables_8h.html#aa4cbc689396d844f626d942ef28eb4ba',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5ffixed_5f1024_5ftable_5flength',['ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH',['../arm__common__tables_8h.html#ab78db333c5f36a927cf5f6b492e93dd3',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5ffixed_5f128_5ftable_5flength',['ARMBITREVINDEXTABLE_FIXED_128_TABLE_LENGTH',['../arm__common__tables_8h.html#a274d724b2798c114102f561ac4d9cb17',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5ffixed_5f16_5ftable_5flength',['ARMBITREVINDEXTABLE_FIXED_16_TABLE_LENGTH',['../arm__common__tables_8h.html#ab8f00f11c681f734778ea7d9cecb3fe3',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5ffixed_5f2048_5ftable_5flength',['ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH',['../arm__common__tables_8h.html#a7dbfc9019953b525d83184a50f9976cc',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5ffixed_5f256_5ftable_5flength',['ARMBITREVINDEXTABLE_FIXED_256_TABLE_LENGTH',['../arm__common__tables_8h.html#a11c6f68fdde47cf4d0143354533399c9',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5ffixed_5f32_5ftable_5flength',['ARMBITREVINDEXTABLE_FIXED_32_TABLE_LENGTH',['../arm__common__tables_8h.html#aae3857ea311fb1832bb4451ec77c77c4',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5ffixed_5f4096_5ftable_5flength',['ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH',['../arm__common__tables_8h.html#acbf48883fbb31d3dc71d232aa8e8f91f',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5ffixed_5f512_5ftable_5flength',['ARMBITREVINDEXTABLE_FIXED_512_TABLE_LENGTH',['../arm__common__tables_8h.html#a03e3f60f55c4cb2d4b34cc1b4f805e6e',1,'arm_common_tables.h']]],
+  ['armbitrevindextable_5ffixed_5f64_5ftable_5flength',['ARMBITREVINDEXTABLE_FIXED_64_TABLE_LENGTH',['../arm__common__tables_8h.html#ad3ffb74158ea438cc1a78eb17991df55',1,'arm_common_tables.h']]]
+];
diff --git a/docs/DSP/html/search/defines_2.html b/docs/DSP/html/search/defines_2.html
new file mode 100644
index 0000000..6ef4b98
--- /dev/null
+++ b/docs/DSP/html/search/defines_2.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/defines_2.js b/docs/DSP/html/search/defines_2.js
new file mode 100644
index 0000000..c6c6a82
--- /dev/null
+++ b/docs/DSP/html/search/defines_2.js
@@ -0,0 +1,5 @@
+var searchData=
+[
+  ['block_5fsize',['BLOCK_SIZE',['../arm__fir__example__f32_8c.html#ad51ded0bbd705f02f73fc60c0b721ced',1,'arm_fir_example_f32.c']]],
+  ['blocksize',['BLOCKSIZE',['../arm__graphic__equalizer__example__q31_8c.html#afcf795f5a96fd55561abe69f56224630',1,'BLOCKSIZE(): arm_graphic_equalizer_example_q31.c'],['../arm__signal__converge__example__f32_8c.html#afcf795f5a96fd55561abe69f56224630',1,'BLOCKSIZE(): arm_signal_converge_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/defines_3.html b/docs/DSP/html/search/defines_3.html
new file mode 100644
index 0000000..e575d66
--- /dev/null
+++ b/docs/DSP/html/search/defines_3.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/defines_3.js b/docs/DSP/html/search/defines_3.js
new file mode 100644
index 0000000..0dd6029
--- /dev/null
+++ b/docs/DSP/html/search/defines_3.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['controller_5fq31_5fshift',['CONTROLLER_Q31_SHIFT',['../arm__math_8h.html#aaff6d2358c4ada8de838a279254ab550',1,'arm_math.h']]]
+];
diff --git a/docs/DSP/html/search/defines_4.html b/docs/DSP/html/search/defines_4.html
new file mode 100644
index 0000000..90e654d
--- /dev/null
+++ b/docs/DSP/html/search/defines_4.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/defines_4.js b/docs/DSP/html/search/defines_4.js
new file mode 100644
index 0000000..044c26f
--- /dev/null
+++ b/docs/DSP/html/search/defines_4.js
@@ -0,0 +1,8 @@
+var searchData=
+[
+  ['delta',['DELTA',['../arm__convolution__example__f32_8c.html#a3fd2b1bcd7ddcf506237987ad780f495',1,'DELTA(): arm_convolution_example_f32.c'],['../arm__dotproduct__example__f32_8c.html#a3fd2b1bcd7ddcf506237987ad780f495',1,'DELTA(): arm_dotproduct_example_f32.c'],['../arm__sin__cos__example__f32_8c.html#a3fd2b1bcd7ddcf506237987ad780f495',1,'DELTA(): arm_sin_cos_example_f32.c'],['../arm__variance__example__f32_8c.html#a3fd2b1bcd7ddcf506237987ad780f495',1,'DELTA(): arm_variance_example_f32.c']]],
+  ['delta_5fcoeff',['DELTA_COEFF',['../arm__signal__converge__example__f32_8c.html#a9156349d99957ded15d8aa3aa11723de',1,'arm_signal_converge_example_f32.c']]],
+  ['delta_5ferror',['DELTA_ERROR',['../arm__signal__converge__example__f32_8c.html#a6d3c6a4484dcaac72fbfe5100c39b9b6',1,'arm_signal_converge_example_f32.c']]],
+  ['delta_5fq15',['DELTA_Q15',['../arm__math_8h.html#a663277ff19ad0b409fb98b64b2c2750b',1,'arm_math.h']]],
+  ['delta_5fq31',['DELTA_Q31',['../arm__math_8h.html#aad77ae594e95c5af6ae4129bd6a483c2',1,'arm_math.h']]]
+];
diff --git a/docs/DSP/html/search/defines_5.html b/docs/DSP/html/search/defines_5.html
new file mode 100644
index 0000000..e02f8a2
--- /dev/null
+++ b/docs/DSP/html/search/defines_5.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/defines_5.js b/docs/DSP/html/search/defines_5.js
new file mode 100644
index 0000000..8f64ecf
--- /dev/null
+++ b/docs/DSP/html/search/defines_5.js
@@ -0,0 +1,6 @@
+var searchData=
+[
+  ['fast_5fmath_5fq15_5fshift',['FAST_MATH_Q15_SHIFT',['../arm__math_8h.html#a34716b73c631e65e8dd855e08384ecb2',1,'arm_math.h']]],
+  ['fast_5fmath_5fq31_5fshift',['FAST_MATH_Q31_SHIFT',['../arm__math_8h.html#a4268f77b1811a0c7fc2532a0bf6108b0',1,'arm_math.h']]],
+  ['fast_5fmath_5ftable_5fsize',['FAST_MATH_TABLE_SIZE',['../arm__math_8h.html#afcb9147c96853bea484cfc2dde07463d',1,'arm_math.h']]]
+];
diff --git a/docs/DSP/html/search/defines_6.html b/docs/DSP/html/search/defines_6.html
new file mode 100644
index 0000000..52aef19
--- /dev/null
+++ b/docs/DSP/html/search/defines_6.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/defines_6.js b/docs/DSP/html/search/defines_6.js
new file mode 100644
index 0000000..9f91616
--- /dev/null
+++ b/docs/DSP/html/search/defines_6.js
@@ -0,0 +1,5 @@
+var searchData=
+[
+  ['index_5fmask',['INDEX_MASK',['../arm__math_8h.html#a29f839928f4752b73c8858d6dbb55294',1,'arm_math.h']]],
+  ['input_5fspacing',['INPUT_SPACING',['../arm__math_8h.html#a1339e9abc11a3870e0c04f822a62166a',1,'arm_math.h']]]
+];
diff --git a/docs/DSP/html/search/defines_7.html b/docs/DSP/html/search/defines_7.html
new file mode 100644
index 0000000..1a4527c
--- /dev/null
+++ b/docs/DSP/html/search/defines_7.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/defines_7.js b/docs/DSP/html/search/defines_7.js
new file mode 100644
index 0000000..74271cb
--- /dev/null
+++ b/docs/DSP/html/search/defines_7.js
@@ -0,0 +1,11 @@
+var searchData=
+[
+  ['max_5fblocksize',['MAX_BLOCKSIZE',['../arm__convolution__example__f32_8c.html#af8a1d2ed31f7c9a00fec46a798edb61b',1,'MAX_BLOCKSIZE(): arm_convolution_example_f32.c'],['../arm__dotproduct__example__f32_8c.html#af8a1d2ed31f7c9a00fec46a798edb61b',1,'MAX_BLOCKSIZE(): arm_dotproduct_example_f32.c'],['../arm__sin__cos__example__f32_8c.html#af8a1d2ed31f7c9a00fec46a798edb61b',1,'MAX_BLOCKSIZE(): arm_sin_cos_example_f32.c'],['../arm__variance__example__f32_8c.html#af8a1d2ed31f7c9a00fec46a798edb61b',1,'MAX_BLOCKSIZE(): arm_variance_example_f32.c']]],
+  ['mu',['MU',['../arm__signal__converge__example__f32_8c.html#a09bc9e6a44f0291cfcf578f2efcddfab',1,'arm_signal_converge_example_f32.c']]],
+  ['mult_5f32x32_5fkeep32',['mult_32x32_keep32',['../arm__math_8h.html#abb4baa0192bbb6fabc9251af4b4cb322',1,'arm_math.h']]],
+  ['mult_5f32x32_5fkeep32_5fr',['mult_32x32_keep32_R',['../arm__math_8h.html#a960f210642058d2b3d5368729a6e8375',1,'arm_math.h']]],
+  ['multacc_5f32x32_5fkeep32',['multAcc_32x32_keep32',['../arm__math_8h.html#a58454519e12e8157f0a1c36071333655',1,'arm_math.h']]],
+  ['multacc_5f32x32_5fkeep32_5fr',['multAcc_32x32_keep32_R',['../arm__math_8h.html#aba3e538352fc7f9d6d15f9a18d469399',1,'arm_math.h']]],
+  ['multsub_5f32x32_5fkeep32',['multSub_32x32_keep32',['../arm__math_8h.html#a9ec66f3082a4c65c78075638255f42ab',1,'arm_math.h']]],
+  ['multsub_5f32x32_5fkeep32_5fr',['multSub_32x32_keep32_R',['../arm__math_8h.html#a668fbf1cd1c3bc8faf1b1c83964ade23',1,'arm_math.h']]]
+];
diff --git a/docs/DSP/html/search/defines_8.html b/docs/DSP/html/search/defines_8.html
new file mode 100644
index 0000000..66764b7
--- /dev/null
+++ b/docs/DSP/html/search/defines_8.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/defines_8.js b/docs/DSP/html/search/defines_8.js
new file mode 100644
index 0000000..49dcbaf
--- /dev/null
+++ b/docs/DSP/html/search/defines_8.js
@@ -0,0 +1,10 @@
+var searchData=
+[
+  ['num_5ftaps',['NUM_TAPS',['../arm__fir__example__f32_8c.html#a7579d94e0a80fb9d376ea6c7897f73b0',1,'arm_fir_example_f32.c']]],
+  ['numblocks',['NUMBLOCKS',['../arm__graphic__equalizer__example__q31_8c.html#a814e34126e1b8150f4de047e1a9e7030',1,'arm_graphic_equalizer_example_q31.c']]],
+  ['numframes',['NUMFRAMES',['../arm__signal__converge__example__f32_8c.html#a4b6b859e1e3f6021a360390be287ca2c',1,'arm_signal_converge_example_f32.c']]],
+  ['numstages',['NUMSTAGES',['../arm__graphic__equalizer__example__q31_8c.html#a23f8e430b510dfdb3ebe53bffca0d864',1,'arm_graphic_equalizer_example_q31.c']]],
+  ['numstudents',['NUMSTUDENTS',['../arm__class__marks__example__f32_8c.html#a9d89ac0707e7c9363544986d47a70bd3',1,'arm_class_marks_example_f32.c']]],
+  ['numsubjects',['NUMSUBJECTS',['../arm__class__marks__example__f32_8c.html#a7b02f9b34bf2cd4d12633f5bf30771ec',1,'arm_class_marks_example_f32.c']]],
+  ['numtaps',['NUMTAPS',['../arm__signal__converge__example__f32_8c.html#ac1d8ddb4f9a957eef3ad13d44de4d804',1,'arm_signal_converge_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/defines_9.html b/docs/DSP/html/search/defines_9.html
new file mode 100644
index 0000000..f6fd783
--- /dev/null
+++ b/docs/DSP/html/search/defines_9.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/defines_9.js b/docs/DSP/html/search/defines_9.js
new file mode 100644
index 0000000..0761230
--- /dev/null
+++ b/docs/DSP/html/search/defines_9.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['pi',['PI',['../arm__math_8h.html#a598a3330b3c21701223ee0ca14316eca',1,'arm_math.h']]]
+];
diff --git a/docs/DSP/html/search/defines_a.html b/docs/DSP/html/search/defines_a.html
new file mode 100644
index 0000000..c28019f
--- /dev/null
+++ b/docs/DSP/html/search/defines_a.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/defines_a.js b/docs/DSP/html/search/defines_a.js
new file mode 100644
index 0000000..7ee3a65
--- /dev/null
+++ b/docs/DSP/html/search/defines_a.js
@@ -0,0 +1,5 @@
+var searchData=
+[
+  ['snr_5fthreshold',['SNR_THRESHOLD',['../arm__convolution__example__f32_8c.html#af08ec3fef897d77c6817638bf0e0c5c6',1,'SNR_THRESHOLD(): arm_convolution_example_f32.c'],['../arm__linear__interp__example__f32_8c.html#af08ec3fef897d77c6817638bf0e0c5c6',1,'SNR_THRESHOLD(): arm_linear_interp_example_f32.c'],['../arm__matrix__example__f32_8c.html#af08ec3fef897d77c6817638bf0e0c5c6',1,'SNR_THRESHOLD(): arm_matrix_example_f32.c']]],
+  ['snr_5fthreshold_5ff32',['SNR_THRESHOLD_F32',['../arm__fir__example__f32_8c.html#af7d1dd4deffa8e7ed6429e5dd0fe1812',1,'SNR_THRESHOLD_F32(): arm_fir_example_f32.c'],['../arm__graphic__equalizer__example__q31_8c.html#af7d1dd4deffa8e7ed6429e5dd0fe1812',1,'SNR_THRESHOLD_F32(): arm_graphic_equalizer_example_q31.c']]]
+];
diff --git a/docs/DSP/html/search/defines_b.html b/docs/DSP/html/search/defines_b.html
new file mode 100644
index 0000000..6e8f2d0
--- /dev/null
+++ b/docs/DSP/html/search/defines_b.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/defines_b.js b/docs/DSP/html/search/defines_b.js
new file mode 100644
index 0000000..10b0256
--- /dev/null
+++ b/docs/DSP/html/search/defines_b.js
@@ -0,0 +1,8 @@
+var searchData=
+[
+  ['table_5fspacing_5fq15',['TABLE_SPACING_Q15',['../arm__math_8h.html#a60b0142af7be007902142add27919b82',1,'arm_math.h']]],
+  ['table_5fspacing_5fq31',['TABLE_SPACING_Q31',['../arm__math_8h.html#a8407c9e1347d10e3bcf0a7014f1fb2ff',1,'arm_math.h']]],
+  ['test_5flength_5fsamples',['TEST_LENGTH_SAMPLES',['../arm__class__marks__example__f32_8c.html#abc004a7fade488e72310fd96c0a101dc',1,'TEST_LENGTH_SAMPLES(): arm_class_marks_example_f32.c'],['../arm__fft__bin__example__f32_8c.html#abc004a7fade488e72310fd96c0a101dc',1,'TEST_LENGTH_SAMPLES(): arm_fft_bin_example_f32.c'],['../arm__fir__example__f32_8c.html#abc004a7fade488e72310fd96c0a101dc',1,'TEST_LENGTH_SAMPLES(): arm_fir_example_f32.c'],['../arm__linear__interp__example__f32_8c.html#abc004a7fade488e72310fd96c0a101dc',1,'TEST_LENGTH_SAMPLES(): arm_linear_interp_example_f32.c'],['../arm__signal__converge__example__f32_8c.html#abc004a7fade488e72310fd96c0a101dc',1,'TEST_LENGTH_SAMPLES(): arm_signal_converge_example_f32.c']]],
+  ['testlength',['TESTLENGTH',['../arm__graphic__equalizer__example__q31_8c.html#a4f4a95eaace4e7b4e2f5243ed24f6b28',1,'arm_graphic_equalizer_example_q31.c']]],
+  ['twiddlecoef',['twiddleCoef',['../arm__common__tables_8h.html#a9bf8c85e4c91b9b55818b3d650d2c761',1,'arm_common_tables.h']]]
+];
diff --git a/docs/DSP/html/search/defines_c.html b/docs/DSP/html/search/defines_c.html
new file mode 100644
index 0000000..52fbffa
--- /dev/null
+++ b/docs/DSP/html/search/defines_c.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/defines_c.js b/docs/DSP/html/search/defines_c.js
new file mode 100644
index 0000000..9b4060b
--- /dev/null
+++ b/docs/DSP/html/search/defines_c.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['use_5fstatic_5finit',['USE_STATIC_INIT',['../arm__class__marks__example__f32_8c.html#a821d6c5973940580f5a045e7cf64b7f2',1,'arm_class_marks_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/defines_d.html b/docs/DSP/html/search/defines_d.html
new file mode 100644
index 0000000..434e878
--- /dev/null
+++ b/docs/DSP/html/search/defines_d.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/defines_d.js b/docs/DSP/html/search/defines_d.js
new file mode 100644
index 0000000..bd7ebc4
--- /dev/null
+++ b/docs/DSP/html/search/defines_d.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['xspacing',['XSPACING',['../arm__linear__interp__example__f32_8c.html#a0ecae49cebd837aac53411c8f877503d',1,'arm_linear_interp_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/enums_0.html b/docs/DSP/html/search/enums_0.html
new file mode 100644
index 0000000..b4cbe1e
--- /dev/null
+++ b/docs/DSP/html/search/enums_0.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/enums_0.js b/docs/DSP/html/search/enums_0.js
new file mode 100644
index 0000000..4f1e847
--- /dev/null
+++ b/docs/DSP/html/search/enums_0.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['arm_5fstatus',['arm_status',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6',1,'arm_math.h']]]
+];
diff --git a/docs/DSP/html/search/enumvalues_0.html b/docs/DSP/html/search/enumvalues_0.html
new file mode 100644
index 0000000..3e00fcf
--- /dev/null
+++ b/docs/DSP/html/search/enumvalues_0.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/enumvalues_0.js b/docs/DSP/html/search/enumvalues_0.js
new file mode 100644
index 0000000..ecff4ea
--- /dev/null
+++ b/docs/DSP/html/search/enumvalues_0.js
@@ -0,0 +1,10 @@
+var searchData=
+[
+  ['arm_5fmath_5fargument_5ferror',['ARM_MATH_ARGUMENT_ERROR',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6a74897e18d4b8f62b12a7d8a01dd2bb35',1,'arm_math.h']]],
+  ['arm_5fmath_5flength_5ferror',['ARM_MATH_LENGTH_ERROR',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6a9ae74d7f8a53aec0512ae8f0a421e0e1',1,'arm_math.h']]],
+  ['arm_5fmath_5fnaninf',['ARM_MATH_NANINF',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6ac55996aaf19245238a8f57a91aeaefcc',1,'arm_math.h']]],
+  ['arm_5fmath_5fsingular',['ARM_MATH_SINGULAR',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6a91509ea9c819dbd592ac13a6b05382dc',1,'arm_math.h']]],
+  ['arm_5fmath_5fsize_5fmismatch',['ARM_MATH_SIZE_MISMATCH',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6a7071b92f1f6bc3c5c312a237ea91105b',1,'arm_math.h']]],
+  ['arm_5fmath_5fsuccess',['ARM_MATH_SUCCESS',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6a9f8b2a10bd827fb4600e77d455902eb0',1,'arm_math.h']]],
+  ['arm_5fmath_5ftest_5ffailure',['ARM_MATH_TEST_FAILURE',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6a09457f2be656b35015fd6d36202fa376',1,'arm_math.h']]]
+];
diff --git a/docs/DSP/html/search/files_0.html b/docs/DSP/html/search/files_0.html
new file mode 100644
index 0000000..c7aa36c
--- /dev/null
+++ b/docs/DSP/html/search/files_0.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/files_0.js b/docs/DSP/html/search/files_0.js
new file mode 100644
index 0000000..bfc18bc
--- /dev/null
+++ b/docs/DSP/html/search/files_0.js
@@ -0,0 +1,316 @@
+var searchData=
+[
+  ['abstract_2etxt',['Abstract.txt',['../arm__class__marks__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__convolution__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__fft__bin__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__matrix__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__signal__converge__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__fir__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__sin__cos__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__variance__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__dotproduct__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__graphic__equalizer__example_2Abstract_8txt.html',1,'']]],
+  ['abstract_2etxt',['Abstract.txt',['../arm__linear__interp__example_2Abstract_8txt.html',1,'']]],
+  ['arm_5fabs_5ff32_2ec',['arm_abs_f32.c',['../arm__abs__f32_8c.html',1,'']]],
+  ['arm_5fabs_5fq15_2ec',['arm_abs_q15.c',['../arm__abs__q15_8c.html',1,'']]],
+  ['arm_5fabs_5fq31_2ec',['arm_abs_q31.c',['../arm__abs__q31_8c.html',1,'']]],
+  ['arm_5fabs_5fq7_2ec',['arm_abs_q7.c',['../arm__abs__q7_8c.html',1,'']]],
+  ['arm_5fadd_5ff32_2ec',['arm_add_f32.c',['../arm__add__f32_8c.html',1,'']]],
+  ['arm_5fadd_5fq15_2ec',['arm_add_q15.c',['../arm__add__q15_8c.html',1,'']]],
+  ['arm_5fadd_5fq31_2ec',['arm_add_q31.c',['../arm__add__q31_8c.html',1,'']]],
+  ['arm_5fadd_5fq7_2ec',['arm_add_q7.c',['../arm__add__q7_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5f32x64_5finit_5fq31_2ec',['arm_biquad_cascade_df1_32x64_init_q31.c',['../arm__biquad__cascade__df1__32x64__init__q31_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5f32x64_5fq31_2ec',['arm_biquad_cascade_df1_32x64_q31.c',['../arm__biquad__cascade__df1__32x64__q31_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5ff32_2ec',['arm_biquad_cascade_df1_f32.c',['../arm__biquad__cascade__df1__f32_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5ffast_5fq15_2ec',['arm_biquad_cascade_df1_fast_q15.c',['../arm__biquad__cascade__df1__fast__q15_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5ffast_5fq31_2ec',['arm_biquad_cascade_df1_fast_q31.c',['../arm__biquad__cascade__df1__fast__q31_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5finit_5ff32_2ec',['arm_biquad_cascade_df1_init_f32.c',['../arm__biquad__cascade__df1__init__f32_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5finit_5fq15_2ec',['arm_biquad_cascade_df1_init_q15.c',['../arm__biquad__cascade__df1__init__q15_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5finit_5fq31_2ec',['arm_biquad_cascade_df1_init_q31.c',['../arm__biquad__cascade__df1__init__q31_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5fq15_2ec',['arm_biquad_cascade_df1_q15.c',['../arm__biquad__cascade__df1__q15_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5fq31_2ec',['arm_biquad_cascade_df1_q31.c',['../arm__biquad__cascade__df1__q31_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5ff32_2ec',['arm_biquad_cascade_df2T_f32.c',['../arm__biquad__cascade__df2T__f32_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5ff64_2ec',['arm_biquad_cascade_df2T_f64.c',['../arm__biquad__cascade__df2T__f64_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5finit_5ff32_2ec',['arm_biquad_cascade_df2T_init_f32.c',['../arm__biquad__cascade__df2T__init__f32_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5finit_5ff64_2ec',['arm_biquad_cascade_df2T_init_f64.c',['../arm__biquad__cascade__df2T__init__f64_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fstereo_5fdf2t_5ff32_2ec',['arm_biquad_cascade_stereo_df2T_f32.c',['../arm__biquad__cascade__stereo__df2T__f32_8c.html',1,'']]],
+  ['arm_5fbiquad_5fcascade_5fstereo_5fdf2t_5finit_5ff32_2ec',['arm_biquad_cascade_stereo_df2T_init_f32.c',['../arm__biquad__cascade__stereo__df2T__init__f32_8c.html',1,'']]],
+  ['arm_5fbitreversal_2ec',['arm_bitreversal.c',['../arm__bitreversal_8c.html',1,'']]],
+  ['arm_5fcfft_5ff32_2ec',['arm_cfft_f32.c',['../arm__cfft__f32_8c.html',1,'']]],
+  ['arm_5fcfft_5fq15_2ec',['arm_cfft_q15.c',['../arm__cfft__q15_8c.html',1,'']]],
+  ['arm_5fcfft_5fq31_2ec',['arm_cfft_q31.c',['../arm__cfft__q31_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix2_5ff32_2ec',['arm_cfft_radix2_f32.c',['../arm__cfft__radix2__f32_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix2_5finit_5ff32_2ec',['arm_cfft_radix2_init_f32.c',['../arm__cfft__radix2__init__f32_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix2_5finit_5fq15_2ec',['arm_cfft_radix2_init_q15.c',['../arm__cfft__radix2__init__q15_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix2_5finit_5fq31_2ec',['arm_cfft_radix2_init_q31.c',['../arm__cfft__radix2__init__q31_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix2_5fq15_2ec',['arm_cfft_radix2_q15.c',['../arm__cfft__radix2__q15_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix2_5fq31_2ec',['arm_cfft_radix2_q31.c',['../arm__cfft__radix2__q31_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix4_5ff32_2ec',['arm_cfft_radix4_f32.c',['../arm__cfft__radix4__f32_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix4_5finit_5ff32_2ec',['arm_cfft_radix4_init_f32.c',['../arm__cfft__radix4__init__f32_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix4_5finit_5fq15_2ec',['arm_cfft_radix4_init_q15.c',['../arm__cfft__radix4__init__q15_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix4_5finit_5fq31_2ec',['arm_cfft_radix4_init_q31.c',['../arm__cfft__radix4__init__q31_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix4_5fq15_2ec',['arm_cfft_radix4_q15.c',['../arm__cfft__radix4__q15_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix4_5fq31_2ec',['arm_cfft_radix4_q31.c',['../arm__cfft__radix4__q31_8c.html',1,'']]],
+  ['arm_5fcfft_5fradix8_5ff32_2ec',['arm_cfft_radix8_f32.c',['../arm__cfft__radix8__f32_8c.html',1,'']]],
+  ['arm_5fclass_5fmarks_5fexample_5ff32_2ec',['arm_class_marks_example_f32.c',['../arm__class__marks__example__f32_8c.html',1,'']]],
+  ['arm_5fcmplx_5fconj_5ff32_2ec',['arm_cmplx_conj_f32.c',['../arm__cmplx__conj__f32_8c.html',1,'']]],
+  ['arm_5fcmplx_5fconj_5fq15_2ec',['arm_cmplx_conj_q15.c',['../arm__cmplx__conj__q15_8c.html',1,'']]],
+  ['arm_5fcmplx_5fconj_5fq31_2ec',['arm_cmplx_conj_q31.c',['../arm__cmplx__conj__q31_8c.html',1,'']]],
+  ['arm_5fcmplx_5fdot_5fprod_5ff32_2ec',['arm_cmplx_dot_prod_f32.c',['../arm__cmplx__dot__prod__f32_8c.html',1,'']]],
+  ['arm_5fcmplx_5fdot_5fprod_5fq15_2ec',['arm_cmplx_dot_prod_q15.c',['../arm__cmplx__dot__prod__q15_8c.html',1,'']]],
+  ['arm_5fcmplx_5fdot_5fprod_5fq31_2ec',['arm_cmplx_dot_prod_q31.c',['../arm__cmplx__dot__prod__q31_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmag_5ff32_2ec',['arm_cmplx_mag_f32.c',['../arm__cmplx__mag__f32_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmag_5fq15_2ec',['arm_cmplx_mag_q15.c',['../arm__cmplx__mag__q15_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmag_5fq31_2ec',['arm_cmplx_mag_q31.c',['../arm__cmplx__mag__q31_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmag_5fsquared_5ff32_2ec',['arm_cmplx_mag_squared_f32.c',['../arm__cmplx__mag__squared__f32_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmag_5fsquared_5fq15_2ec',['arm_cmplx_mag_squared_q15.c',['../arm__cmplx__mag__squared__q15_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmag_5fsquared_5fq31_2ec',['arm_cmplx_mag_squared_q31.c',['../arm__cmplx__mag__squared__q31_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmult_5fcmplx_5ff32_2ec',['arm_cmplx_mult_cmplx_f32.c',['../arm__cmplx__mult__cmplx__f32_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmult_5fcmplx_5fq15_2ec',['arm_cmplx_mult_cmplx_q15.c',['../arm__cmplx__mult__cmplx__q15_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmult_5fcmplx_5fq31_2ec',['arm_cmplx_mult_cmplx_q31.c',['../arm__cmplx__mult__cmplx__q31_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmult_5freal_5ff32_2ec',['arm_cmplx_mult_real_f32.c',['../arm__cmplx__mult__real__f32_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmult_5freal_5fq15_2ec',['arm_cmplx_mult_real_q15.c',['../arm__cmplx__mult__real__q15_8c.html',1,'']]],
+  ['arm_5fcmplx_5fmult_5freal_5fq31_2ec',['arm_cmplx_mult_real_q31.c',['../arm__cmplx__mult__real__q31_8c.html',1,'']]],
+  ['arm_5fcommon_5ftables_2ec',['arm_common_tables.c',['../arm__common__tables_8c.html',1,'']]],
+  ['arm_5fcommon_5ftables_2eh',['arm_common_tables.h',['../arm__common__tables_8h.html',1,'']]],
+  ['arm_5fconst_5fstructs_2ec',['arm_const_structs.c',['../arm__const__structs_8c.html',1,'']]],
+  ['arm_5fconst_5fstructs_2eh',['arm_const_structs.h',['../arm__const__structs_8h.html',1,'']]],
+  ['arm_5fconv_5ff32_2ec',['arm_conv_f32.c',['../arm__conv__f32_8c.html',1,'']]],
+  ['arm_5fconv_5ffast_5fopt_5fq15_2ec',['arm_conv_fast_opt_q15.c',['../arm__conv__fast__opt__q15_8c.html',1,'']]],
+  ['arm_5fconv_5ffast_5fq15_2ec',['arm_conv_fast_q15.c',['../arm__conv__fast__q15_8c.html',1,'']]],
+  ['arm_5fconv_5ffast_5fq31_2ec',['arm_conv_fast_q31.c',['../arm__conv__fast__q31_8c.html',1,'']]],
+  ['arm_5fconv_5fopt_5fq15_2ec',['arm_conv_opt_q15.c',['../arm__conv__opt__q15_8c.html',1,'']]],
+  ['arm_5fconv_5fopt_5fq7_2ec',['arm_conv_opt_q7.c',['../arm__conv__opt__q7_8c.html',1,'']]],
+  ['arm_5fconv_5fpartial_5ff32_2ec',['arm_conv_partial_f32.c',['../arm__conv__partial__f32_8c.html',1,'']]],
+  ['arm_5fconv_5fpartial_5ffast_5fopt_5fq15_2ec',['arm_conv_partial_fast_opt_q15.c',['../arm__conv__partial__fast__opt__q15_8c.html',1,'']]],
+  ['arm_5fconv_5fpartial_5ffast_5fq15_2ec',['arm_conv_partial_fast_q15.c',['../arm__conv__partial__fast__q15_8c.html',1,'']]],
+  ['arm_5fconv_5fpartial_5ffast_5fq31_2ec',['arm_conv_partial_fast_q31.c',['../arm__conv__partial__fast__q31_8c.html',1,'']]],
+  ['arm_5fconv_5fpartial_5fopt_5fq15_2ec',['arm_conv_partial_opt_q15.c',['../arm__conv__partial__opt__q15_8c.html',1,'']]],
+  ['arm_5fconv_5fpartial_5fopt_5fq7_2ec',['arm_conv_partial_opt_q7.c',['../arm__conv__partial__opt__q7_8c.html',1,'']]],
+  ['arm_5fconv_5fpartial_5fq15_2ec',['arm_conv_partial_q15.c',['../arm__conv__partial__q15_8c.html',1,'']]],
+  ['arm_5fconv_5fpartial_5fq31_2ec',['arm_conv_partial_q31.c',['../arm__conv__partial__q31_8c.html',1,'']]],
+  ['arm_5fconv_5fpartial_5fq7_2ec',['arm_conv_partial_q7.c',['../arm__conv__partial__q7_8c.html',1,'']]],
+  ['arm_5fconv_5fq15_2ec',['arm_conv_q15.c',['../arm__conv__q15_8c.html',1,'']]],
+  ['arm_5fconv_5fq31_2ec',['arm_conv_q31.c',['../arm__conv__q31_8c.html',1,'']]],
+  ['arm_5fconv_5fq7_2ec',['arm_conv_q7.c',['../arm__conv__q7_8c.html',1,'']]],
+  ['arm_5fconvolution_5fexample_5ff32_2ec',['arm_convolution_example_f32.c',['../arm__convolution__example__f32_8c.html',1,'']]],
+  ['arm_5fcopy_5ff32_2ec',['arm_copy_f32.c',['../arm__copy__f32_8c.html',1,'']]],
+  ['arm_5fcopy_5fq15_2ec',['arm_copy_q15.c',['../arm__copy__q15_8c.html',1,'']]],
+  ['arm_5fcopy_5fq31_2ec',['arm_copy_q31.c',['../arm__copy__q31_8c.html',1,'']]],
+  ['arm_5fcopy_5fq7_2ec',['arm_copy_q7.c',['../arm__copy__q7_8c.html',1,'']]],
+  ['arm_5fcorrelate_5ff32_2ec',['arm_correlate_f32.c',['../arm__correlate__f32_8c.html',1,'']]],
+  ['arm_5fcorrelate_5ffast_5fopt_5fq15_2ec',['arm_correlate_fast_opt_q15.c',['../arm__correlate__fast__opt__q15_8c.html',1,'']]],
+  ['arm_5fcorrelate_5ffast_5fq15_2ec',['arm_correlate_fast_q15.c',['../arm__correlate__fast__q15_8c.html',1,'']]],
+  ['arm_5fcorrelate_5ffast_5fq31_2ec',['arm_correlate_fast_q31.c',['../arm__correlate__fast__q31_8c.html',1,'']]],
+  ['arm_5fcorrelate_5fopt_5fq15_2ec',['arm_correlate_opt_q15.c',['../arm__correlate__opt__q15_8c.html',1,'']]],
+  ['arm_5fcorrelate_5fopt_5fq7_2ec',['arm_correlate_opt_q7.c',['../arm__correlate__opt__q7_8c.html',1,'']]],
+  ['arm_5fcorrelate_5fq15_2ec',['arm_correlate_q15.c',['../arm__correlate__q15_8c.html',1,'']]],
+  ['arm_5fcorrelate_5fq31_2ec',['arm_correlate_q31.c',['../arm__correlate__q31_8c.html',1,'']]],
+  ['arm_5fcorrelate_5fq7_2ec',['arm_correlate_q7.c',['../arm__correlate__q7_8c.html',1,'']]],
+  ['arm_5fcos_5ff32_2ec',['arm_cos_f32.c',['../arm__cos__f32_8c.html',1,'']]],
+  ['arm_5fcos_5fq15_2ec',['arm_cos_q15.c',['../arm__cos__q15_8c.html',1,'']]],
+  ['arm_5fcos_5fq31_2ec',['arm_cos_q31.c',['../arm__cos__q31_8c.html',1,'']]],
+  ['arm_5fdct4_5ff32_2ec',['arm_dct4_f32.c',['../arm__dct4__f32_8c.html',1,'']]],
+  ['arm_5fdct4_5finit_5ff32_2ec',['arm_dct4_init_f32.c',['../arm__dct4__init__f32_8c.html',1,'']]],
+  ['arm_5fdct4_5finit_5fq15_2ec',['arm_dct4_init_q15.c',['../arm__dct4__init__q15_8c.html',1,'']]],
+  ['arm_5fdct4_5finit_5fq31_2ec',['arm_dct4_init_q31.c',['../arm__dct4__init__q31_8c.html',1,'']]],
+  ['arm_5fdct4_5fq15_2ec',['arm_dct4_q15.c',['../arm__dct4__q15_8c.html',1,'']]],
+  ['arm_5fdct4_5fq31_2ec',['arm_dct4_q31.c',['../arm__dct4__q31_8c.html',1,'']]],
+  ['arm_5fdot_5fprod_5ff32_2ec',['arm_dot_prod_f32.c',['../arm__dot__prod__f32_8c.html',1,'']]],
+  ['arm_5fdot_5fprod_5fq15_2ec',['arm_dot_prod_q15.c',['../arm__dot__prod__q15_8c.html',1,'']]],
+  ['arm_5fdot_5fprod_5fq31_2ec',['arm_dot_prod_q31.c',['../arm__dot__prod__q31_8c.html',1,'']]],
+  ['arm_5fdot_5fprod_5fq7_2ec',['arm_dot_prod_q7.c',['../arm__dot__prod__q7_8c.html',1,'']]],
+  ['arm_5fdotproduct_5fexample_5ff32_2ec',['arm_dotproduct_example_f32.c',['../arm__dotproduct__example__f32_8c.html',1,'']]],
+  ['arm_5ffft_5fbin_5fdata_2ec',['arm_fft_bin_data.c',['../arm__fft__bin__data_8c.html',1,'']]],
+  ['arm_5ffft_5fbin_5fexample_5ff32_2ec',['arm_fft_bin_example_f32.c',['../arm__fft__bin__example__f32_8c.html',1,'']]],
+  ['arm_5ffill_5ff32_2ec',['arm_fill_f32.c',['../arm__fill__f32_8c.html',1,'']]],
+  ['arm_5ffill_5fq15_2ec',['arm_fill_q15.c',['../arm__fill__q15_8c.html',1,'']]],
+  ['arm_5ffill_5fq31_2ec',['arm_fill_q31.c',['../arm__fill__q31_8c.html',1,'']]],
+  ['arm_5ffill_5fq7_2ec',['arm_fill_q7.c',['../arm__fill__q7_8c.html',1,'']]],
+  ['arm_5ffir_5fdata_2ec',['arm_fir_data.c',['../arm__fir__data_8c.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5ff32_2ec',['arm_fir_decimate_f32.c',['../arm__fir__decimate__f32_8c.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5ffast_5fq15_2ec',['arm_fir_decimate_fast_q15.c',['../arm__fir__decimate__fast__q15_8c.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5ffast_5fq31_2ec',['arm_fir_decimate_fast_q31.c',['../arm__fir__decimate__fast__q31_8c.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5finit_5ff32_2ec',['arm_fir_decimate_init_f32.c',['../arm__fir__decimate__init__f32_8c.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5finit_5fq15_2ec',['arm_fir_decimate_init_q15.c',['../arm__fir__decimate__init__q15_8c.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5finit_5fq31_2ec',['arm_fir_decimate_init_q31.c',['../arm__fir__decimate__init__q31_8c.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5fq15_2ec',['arm_fir_decimate_q15.c',['../arm__fir__decimate__q15_8c.html',1,'']]],
+  ['arm_5ffir_5fdecimate_5fq31_2ec',['arm_fir_decimate_q31.c',['../arm__fir__decimate__q31_8c.html',1,'']]],
+  ['arm_5ffir_5fexample_5ff32_2ec',['arm_fir_example_f32.c',['../arm__fir__example__f32_8c.html',1,'']]],
+  ['arm_5ffir_5ff32_2ec',['arm_fir_f32.c',['../arm__fir__f32_8c.html',1,'']]],
+  ['arm_5ffir_5ffast_5fq15_2ec',['arm_fir_fast_q15.c',['../arm__fir__fast__q15_8c.html',1,'']]],
+  ['arm_5ffir_5ffast_5fq31_2ec',['arm_fir_fast_q31.c',['../arm__fir__fast__q31_8c.html',1,'']]],
+  ['arm_5ffir_5finit_5ff32_2ec',['arm_fir_init_f32.c',['../arm__fir__init__f32_8c.html',1,'']]],
+  ['arm_5ffir_5finit_5fq15_2ec',['arm_fir_init_q15.c',['../arm__fir__init__q15_8c.html',1,'']]],
+  ['arm_5ffir_5finit_5fq31_2ec',['arm_fir_init_q31.c',['../arm__fir__init__q31_8c.html',1,'']]],
+  ['arm_5ffir_5finit_5fq7_2ec',['arm_fir_init_q7.c',['../arm__fir__init__q7_8c.html',1,'']]],
+  ['arm_5ffir_5finterpolate_5ff32_2ec',['arm_fir_interpolate_f32.c',['../arm__fir__interpolate__f32_8c.html',1,'']]],
+  ['arm_5ffir_5finterpolate_5finit_5ff32_2ec',['arm_fir_interpolate_init_f32.c',['../arm__fir__interpolate__init__f32_8c.html',1,'']]],
+  ['arm_5ffir_5finterpolate_5finit_5fq15_2ec',['arm_fir_interpolate_init_q15.c',['../arm__fir__interpolate__init__q15_8c.html',1,'']]],
+  ['arm_5ffir_5finterpolate_5finit_5fq31_2ec',['arm_fir_interpolate_init_q31.c',['../arm__fir__interpolate__init__q31_8c.html',1,'']]],
+  ['arm_5ffir_5finterpolate_5fq15_2ec',['arm_fir_interpolate_q15.c',['../arm__fir__interpolate__q15_8c.html',1,'']]],
+  ['arm_5ffir_5finterpolate_5fq31_2ec',['arm_fir_interpolate_q31.c',['../arm__fir__interpolate__q31_8c.html',1,'']]],
+  ['arm_5ffir_5flattice_5ff32_2ec',['arm_fir_lattice_f32.c',['../arm__fir__lattice__f32_8c.html',1,'']]],
+  ['arm_5ffir_5flattice_5finit_5ff32_2ec',['arm_fir_lattice_init_f32.c',['../arm__fir__lattice__init__f32_8c.html',1,'']]],
+  ['arm_5ffir_5flattice_5finit_5fq15_2ec',['arm_fir_lattice_init_q15.c',['../arm__fir__lattice__init__q15_8c.html',1,'']]],
+  ['arm_5ffir_5flattice_5finit_5fq31_2ec',['arm_fir_lattice_init_q31.c',['../arm__fir__lattice__init__q31_8c.html',1,'']]],
+  ['arm_5ffir_5flattice_5fq15_2ec',['arm_fir_lattice_q15.c',['../arm__fir__lattice__q15_8c.html',1,'']]],
+  ['arm_5ffir_5flattice_5fq31_2ec',['arm_fir_lattice_q31.c',['../arm__fir__lattice__q31_8c.html',1,'']]],
+  ['arm_5ffir_5fq15_2ec',['arm_fir_q15.c',['../arm__fir__q15_8c.html',1,'']]],
+  ['arm_5ffir_5fq31_2ec',['arm_fir_q31.c',['../arm__fir__q31_8c.html',1,'']]],
+  ['arm_5ffir_5fq7_2ec',['arm_fir_q7.c',['../arm__fir__q7_8c.html',1,'']]],
+  ['arm_5ffir_5fsparse_5ff32_2ec',['arm_fir_sparse_f32.c',['../arm__fir__sparse__f32_8c.html',1,'']]],
+  ['arm_5ffir_5fsparse_5finit_5ff32_2ec',['arm_fir_sparse_init_f32.c',['../arm__fir__sparse__init__f32_8c.html',1,'']]],
+  ['arm_5ffir_5fsparse_5finit_5fq15_2ec',['arm_fir_sparse_init_q15.c',['../arm__fir__sparse__init__q15_8c.html',1,'']]],
+  ['arm_5ffir_5fsparse_5finit_5fq31_2ec',['arm_fir_sparse_init_q31.c',['../arm__fir__sparse__init__q31_8c.html',1,'']]],
+  ['arm_5ffir_5fsparse_5finit_5fq7_2ec',['arm_fir_sparse_init_q7.c',['../arm__fir__sparse__init__q7_8c.html',1,'']]],
+  ['arm_5ffir_5fsparse_5fq15_2ec',['arm_fir_sparse_q15.c',['../arm__fir__sparse__q15_8c.html',1,'']]],
+  ['arm_5ffir_5fsparse_5fq31_2ec',['arm_fir_sparse_q31.c',['../arm__fir__sparse__q31_8c.html',1,'']]],
+  ['arm_5ffir_5fsparse_5fq7_2ec',['arm_fir_sparse_q7.c',['../arm__fir__sparse__q7_8c.html',1,'']]],
+  ['arm_5ffloat_5fto_5fq15_2ec',['arm_float_to_q15.c',['../arm__float__to__q15_8c.html',1,'']]],
+  ['arm_5ffloat_5fto_5fq31_2ec',['arm_float_to_q31.c',['../arm__float__to__q31_8c.html',1,'']]],
+  ['arm_5ffloat_5fto_5fq7_2ec',['arm_float_to_q7.c',['../arm__float__to__q7_8c.html',1,'']]],
+  ['arm_5fgraphic_5fequalizer_5fdata_2ec',['arm_graphic_equalizer_data.c',['../arm__graphic__equalizer__data_8c.html',1,'']]],
+  ['arm_5fgraphic_5fequalizer_5fexample_5fq31_2ec',['arm_graphic_equalizer_example_q31.c',['../arm__graphic__equalizer__example__q31_8c.html',1,'']]],
+  ['arm_5fiir_5flattice_5ff32_2ec',['arm_iir_lattice_f32.c',['../arm__iir__lattice__f32_8c.html',1,'']]],
+  ['arm_5fiir_5flattice_5finit_5ff32_2ec',['arm_iir_lattice_init_f32.c',['../arm__iir__lattice__init__f32_8c.html',1,'']]],
+  ['arm_5fiir_5flattice_5finit_5fq15_2ec',['arm_iir_lattice_init_q15.c',['../arm__iir__lattice__init__q15_8c.html',1,'']]],
+  ['arm_5fiir_5flattice_5finit_5fq31_2ec',['arm_iir_lattice_init_q31.c',['../arm__iir__lattice__init__q31_8c.html',1,'']]],
+  ['arm_5fiir_5flattice_5fq15_2ec',['arm_iir_lattice_q15.c',['../arm__iir__lattice__q15_8c.html',1,'']]],
+  ['arm_5fiir_5flattice_5fq31_2ec',['arm_iir_lattice_q31.c',['../arm__iir__lattice__q31_8c.html',1,'']]],
+  ['arm_5flinear_5finterp_5fdata_2ec',['arm_linear_interp_data.c',['../arm__linear__interp__data_8c.html',1,'']]],
+  ['arm_5flinear_5finterp_5fexample_5ff32_2ec',['arm_linear_interp_example_f32.c',['../arm__linear__interp__example__f32_8c.html',1,'']]],
+  ['arm_5flms_5ff32_2ec',['arm_lms_f32.c',['../arm__lms__f32_8c.html',1,'']]],
+  ['arm_5flms_5finit_5ff32_2ec',['arm_lms_init_f32.c',['../arm__lms__init__f32_8c.html',1,'']]],
+  ['arm_5flms_5finit_5fq15_2ec',['arm_lms_init_q15.c',['../arm__lms__init__q15_8c.html',1,'']]],
+  ['arm_5flms_5finit_5fq31_2ec',['arm_lms_init_q31.c',['../arm__lms__init__q31_8c.html',1,'']]],
+  ['arm_5flms_5fnorm_5ff32_2ec',['arm_lms_norm_f32.c',['../arm__lms__norm__f32_8c.html',1,'']]],
+  ['arm_5flms_5fnorm_5finit_5ff32_2ec',['arm_lms_norm_init_f32.c',['../arm__lms__norm__init__f32_8c.html',1,'']]],
+  ['arm_5flms_5fnorm_5finit_5fq15_2ec',['arm_lms_norm_init_q15.c',['../arm__lms__norm__init__q15_8c.html',1,'']]],
+  ['arm_5flms_5fnorm_5finit_5fq31_2ec',['arm_lms_norm_init_q31.c',['../arm__lms__norm__init__q31_8c.html',1,'']]],
+  ['arm_5flms_5fnorm_5fq15_2ec',['arm_lms_norm_q15.c',['../arm__lms__norm__q15_8c.html',1,'']]],
+  ['arm_5flms_5fnorm_5fq31_2ec',['arm_lms_norm_q31.c',['../arm__lms__norm__q31_8c.html',1,'']]],
+  ['arm_5flms_5fq15_2ec',['arm_lms_q15.c',['../arm__lms__q15_8c.html',1,'']]],
+  ['arm_5flms_5fq31_2ec',['arm_lms_q31.c',['../arm__lms__q31_8c.html',1,'']]],
+  ['arm_5fmat_5fadd_5ff32_2ec',['arm_mat_add_f32.c',['../arm__mat__add__f32_8c.html',1,'']]],
+  ['arm_5fmat_5fadd_5fq15_2ec',['arm_mat_add_q15.c',['../arm__mat__add__q15_8c.html',1,'']]],
+  ['arm_5fmat_5fadd_5fq31_2ec',['arm_mat_add_q31.c',['../arm__mat__add__q31_8c.html',1,'']]],
+  ['arm_5fmat_5fcmplx_5fmult_5ff32_2ec',['arm_mat_cmplx_mult_f32.c',['../arm__mat__cmplx__mult__f32_8c.html',1,'']]],
+  ['arm_5fmat_5fcmplx_5fmult_5fq15_2ec',['arm_mat_cmplx_mult_q15.c',['../arm__mat__cmplx__mult__q15_8c.html',1,'']]],
+  ['arm_5fmat_5fcmplx_5fmult_5fq31_2ec',['arm_mat_cmplx_mult_q31.c',['../arm__mat__cmplx__mult__q31_8c.html',1,'']]],
+  ['arm_5fmat_5finit_5ff32_2ec',['arm_mat_init_f32.c',['../arm__mat__init__f32_8c.html',1,'']]],
+  ['arm_5fmat_5finit_5fq15_2ec',['arm_mat_init_q15.c',['../arm__mat__init__q15_8c.html',1,'']]],
+  ['arm_5fmat_5finit_5fq31_2ec',['arm_mat_init_q31.c',['../arm__mat__init__q31_8c.html',1,'']]],
+  ['arm_5fmat_5finverse_5ff32_2ec',['arm_mat_inverse_f32.c',['../arm__mat__inverse__f32_8c.html',1,'']]],
+  ['arm_5fmat_5finverse_5ff64_2ec',['arm_mat_inverse_f64.c',['../arm__mat__inverse__f64_8c.html',1,'']]],
+  ['arm_5fmat_5fmult_5ff32_2ec',['arm_mat_mult_f32.c',['../arm__mat__mult__f32_8c.html',1,'']]],
+  ['arm_5fmat_5fmult_5ffast_5fq15_2ec',['arm_mat_mult_fast_q15.c',['../arm__mat__mult__fast__q15_8c.html',1,'']]],
+  ['arm_5fmat_5fmult_5ffast_5fq31_2ec',['arm_mat_mult_fast_q31.c',['../arm__mat__mult__fast__q31_8c.html',1,'']]],
+  ['arm_5fmat_5fmult_5fq15_2ec',['arm_mat_mult_q15.c',['../arm__mat__mult__q15_8c.html',1,'']]],
+  ['arm_5fmat_5fmult_5fq31_2ec',['arm_mat_mult_q31.c',['../arm__mat__mult__q31_8c.html',1,'']]],
+  ['arm_5fmat_5fscale_5ff32_2ec',['arm_mat_scale_f32.c',['../arm__mat__scale__f32_8c.html',1,'']]],
+  ['arm_5fmat_5fscale_5fq15_2ec',['arm_mat_scale_q15.c',['../arm__mat__scale__q15_8c.html',1,'']]],
+  ['arm_5fmat_5fscale_5fq31_2ec',['arm_mat_scale_q31.c',['../arm__mat__scale__q31_8c.html',1,'']]],
+  ['arm_5fmat_5fsub_5ff32_2ec',['arm_mat_sub_f32.c',['../arm__mat__sub__f32_8c.html',1,'']]],
+  ['arm_5fmat_5fsub_5fq15_2ec',['arm_mat_sub_q15.c',['../arm__mat__sub__q15_8c.html',1,'']]],
+  ['arm_5fmat_5fsub_5fq31_2ec',['arm_mat_sub_q31.c',['../arm__mat__sub__q31_8c.html',1,'']]],
+  ['arm_5fmat_5ftrans_5ff32_2ec',['arm_mat_trans_f32.c',['../arm__mat__trans__f32_8c.html',1,'']]],
+  ['arm_5fmat_5ftrans_5fq15_2ec',['arm_mat_trans_q15.c',['../arm__mat__trans__q15_8c.html',1,'']]],
+  ['arm_5fmat_5ftrans_5fq31_2ec',['arm_mat_trans_q31.c',['../arm__mat__trans__q31_8c.html',1,'']]],
+  ['arm_5fmath_2eh',['arm_math.h',['../arm__math_8h.html',1,'']]],
+  ['arm_5fmatrix_5fexample_5ff32_2ec',['arm_matrix_example_f32.c',['../arm__matrix__example__f32_8c.html',1,'']]],
+  ['arm_5fmax_5ff32_2ec',['arm_max_f32.c',['../arm__max__f32_8c.html',1,'']]],
+  ['arm_5fmax_5fq15_2ec',['arm_max_q15.c',['../arm__max__q15_8c.html',1,'']]],
+  ['arm_5fmax_5fq31_2ec',['arm_max_q31.c',['../arm__max__q31_8c.html',1,'']]],
+  ['arm_5fmax_5fq7_2ec',['arm_max_q7.c',['../arm__max__q7_8c.html',1,'']]],
+  ['arm_5fmean_5ff32_2ec',['arm_mean_f32.c',['../arm__mean__f32_8c.html',1,'']]],
+  ['arm_5fmean_5fq15_2ec',['arm_mean_q15.c',['../arm__mean__q15_8c.html',1,'']]],
+  ['arm_5fmean_5fq31_2ec',['arm_mean_q31.c',['../arm__mean__q31_8c.html',1,'']]],
+  ['arm_5fmean_5fq7_2ec',['arm_mean_q7.c',['../arm__mean__q7_8c.html',1,'']]],
+  ['arm_5fmin_5ff32_2ec',['arm_min_f32.c',['../arm__min__f32_8c.html',1,'']]],
+  ['arm_5fmin_5fq15_2ec',['arm_min_q15.c',['../arm__min__q15_8c.html',1,'']]],
+  ['arm_5fmin_5fq31_2ec',['arm_min_q31.c',['../arm__min__q31_8c.html',1,'']]],
+  ['arm_5fmin_5fq7_2ec',['arm_min_q7.c',['../arm__min__q7_8c.html',1,'']]],
+  ['arm_5fmult_5ff32_2ec',['arm_mult_f32.c',['../arm__mult__f32_8c.html',1,'']]],
+  ['arm_5fmult_5fq15_2ec',['arm_mult_q15.c',['../arm__mult__q15_8c.html',1,'']]],
+  ['arm_5fmult_5fq31_2ec',['arm_mult_q31.c',['../arm__mult__q31_8c.html',1,'']]],
+  ['arm_5fmult_5fq7_2ec',['arm_mult_q7.c',['../arm__mult__q7_8c.html',1,'']]],
+  ['arm_5fnegate_5ff32_2ec',['arm_negate_f32.c',['../arm__negate__f32_8c.html',1,'']]],
+  ['arm_5fnegate_5fq15_2ec',['arm_negate_q15.c',['../arm__negate__q15_8c.html',1,'']]],
+  ['arm_5fnegate_5fq31_2ec',['arm_negate_q31.c',['../arm__negate__q31_8c.html',1,'']]],
+  ['arm_5fnegate_5fq7_2ec',['arm_negate_q7.c',['../arm__negate__q7_8c.html',1,'']]],
+  ['arm_5foffset_5ff32_2ec',['arm_offset_f32.c',['../arm__offset__f32_8c.html',1,'']]],
+  ['arm_5foffset_5fq15_2ec',['arm_offset_q15.c',['../arm__offset__q15_8c.html',1,'']]],
+  ['arm_5foffset_5fq31_2ec',['arm_offset_q31.c',['../arm__offset__q31_8c.html',1,'']]],
+  ['arm_5foffset_5fq7_2ec',['arm_offset_q7.c',['../arm__offset__q7_8c.html',1,'']]],
+  ['arm_5fpid_5finit_5ff32_2ec',['arm_pid_init_f32.c',['../arm__pid__init__f32_8c.html',1,'']]],
+  ['arm_5fpid_5finit_5fq15_2ec',['arm_pid_init_q15.c',['../arm__pid__init__q15_8c.html',1,'']]],
+  ['arm_5fpid_5finit_5fq31_2ec',['arm_pid_init_q31.c',['../arm__pid__init__q31_8c.html',1,'']]],
+  ['arm_5fpid_5freset_5ff32_2ec',['arm_pid_reset_f32.c',['../arm__pid__reset__f32_8c.html',1,'']]],
+  ['arm_5fpid_5freset_5fq15_2ec',['arm_pid_reset_q15.c',['../arm__pid__reset__q15_8c.html',1,'']]],
+  ['arm_5fpid_5freset_5fq31_2ec',['arm_pid_reset_q31.c',['../arm__pid__reset__q31_8c.html',1,'']]],
+  ['arm_5fpower_5ff32_2ec',['arm_power_f32.c',['../arm__power__f32_8c.html',1,'']]],
+  ['arm_5fpower_5fq15_2ec',['arm_power_q15.c',['../arm__power__q15_8c.html',1,'']]],
+  ['arm_5fpower_5fq31_2ec',['arm_power_q31.c',['../arm__power__q31_8c.html',1,'']]],
+  ['arm_5fpower_5fq7_2ec',['arm_power_q7.c',['../arm__power__q7_8c.html',1,'']]],
+  ['arm_5fq15_5fto_5ffloat_2ec',['arm_q15_to_float.c',['../arm__q15__to__float_8c.html',1,'']]],
+  ['arm_5fq15_5fto_5fq31_2ec',['arm_q15_to_q31.c',['../arm__q15__to__q31_8c.html',1,'']]],
+  ['arm_5fq15_5fto_5fq7_2ec',['arm_q15_to_q7.c',['../arm__q15__to__q7_8c.html',1,'']]],
+  ['arm_5fq31_5fto_5ffloat_2ec',['arm_q31_to_float.c',['../arm__q31__to__float_8c.html',1,'']]],
+  ['arm_5fq31_5fto_5fq15_2ec',['arm_q31_to_q15.c',['../arm__q31__to__q15_8c.html',1,'']]],
+  ['arm_5fq31_5fto_5fq7_2ec',['arm_q31_to_q7.c',['../arm__q31__to__q7_8c.html',1,'']]],
+  ['arm_5fq7_5fto_5ffloat_2ec',['arm_q7_to_float.c',['../arm__q7__to__float_8c.html',1,'']]],
+  ['arm_5fq7_5fto_5fq15_2ec',['arm_q7_to_q15.c',['../arm__q7__to__q15_8c.html',1,'']]],
+  ['arm_5fq7_5fto_5fq31_2ec',['arm_q7_to_q31.c',['../arm__q7__to__q31_8c.html',1,'']]],
+  ['arm_5frfft_5ff32_2ec',['arm_rfft_f32.c',['../arm__rfft__f32_8c.html',1,'']]],
+  ['arm_5frfft_5ffast_5ff32_2ec',['arm_rfft_fast_f32.c',['../arm__rfft__fast__f32_8c.html',1,'']]],
+  ['arm_5frfft_5ffast_5finit_5ff32_2ec',['arm_rfft_fast_init_f32.c',['../arm__rfft__fast__init__f32_8c.html',1,'']]],
+  ['arm_5frfft_5finit_5ff32_2ec',['arm_rfft_init_f32.c',['../arm__rfft__init__f32_8c.html',1,'']]],
+  ['arm_5frfft_5finit_5fq15_2ec',['arm_rfft_init_q15.c',['../arm__rfft__init__q15_8c.html',1,'']]],
+  ['arm_5frfft_5finit_5fq31_2ec',['arm_rfft_init_q31.c',['../arm__rfft__init__q31_8c.html',1,'']]],
+  ['arm_5frfft_5fq15_2ec',['arm_rfft_q15.c',['../arm__rfft__q15_8c.html',1,'']]],
+  ['arm_5frfft_5fq31_2ec',['arm_rfft_q31.c',['../arm__rfft__q31_8c.html',1,'']]],
+  ['arm_5frms_5ff32_2ec',['arm_rms_f32.c',['../arm__rms__f32_8c.html',1,'']]],
+  ['arm_5frms_5fq15_2ec',['arm_rms_q15.c',['../arm__rms__q15_8c.html',1,'']]],
+  ['arm_5frms_5fq31_2ec',['arm_rms_q31.c',['../arm__rms__q31_8c.html',1,'']]],
+  ['arm_5fscale_5ff32_2ec',['arm_scale_f32.c',['../arm__scale__f32_8c.html',1,'']]],
+  ['arm_5fscale_5fq15_2ec',['arm_scale_q15.c',['../arm__scale__q15_8c.html',1,'']]],
+  ['arm_5fscale_5fq31_2ec',['arm_scale_q31.c',['../arm__scale__q31_8c.html',1,'']]],
+  ['arm_5fscale_5fq7_2ec',['arm_scale_q7.c',['../arm__scale__q7_8c.html',1,'']]],
+  ['arm_5fshift_5fq15_2ec',['arm_shift_q15.c',['../arm__shift__q15_8c.html',1,'']]],
+  ['arm_5fshift_5fq31_2ec',['arm_shift_q31.c',['../arm__shift__q31_8c.html',1,'']]],
+  ['arm_5fshift_5fq7_2ec',['arm_shift_q7.c',['../arm__shift__q7_8c.html',1,'']]],
+  ['arm_5fsignal_5fconverge_5fdata_2ec',['arm_signal_converge_data.c',['../arm__signal__converge__data_8c.html',1,'']]],
+  ['arm_5fsignal_5fconverge_5fexample_5ff32_2ec',['arm_signal_converge_example_f32.c',['../arm__signal__converge__example__f32_8c.html',1,'']]],
+  ['arm_5fsin_5fcos_5fexample_5ff32_2ec',['arm_sin_cos_example_f32.c',['../arm__sin__cos__example__f32_8c.html',1,'']]],
+  ['arm_5fsin_5fcos_5ff32_2ec',['arm_sin_cos_f32.c',['../arm__sin__cos__f32_8c.html',1,'']]],
+  ['arm_5fsin_5fcos_5fq31_2ec',['arm_sin_cos_q31.c',['../arm__sin__cos__q31_8c.html',1,'']]],
+  ['arm_5fsin_5ff32_2ec',['arm_sin_f32.c',['../arm__sin__f32_8c.html',1,'']]],
+  ['arm_5fsin_5fq15_2ec',['arm_sin_q15.c',['../arm__sin__q15_8c.html',1,'']]],
+  ['arm_5fsin_5fq31_2ec',['arm_sin_q31.c',['../arm__sin__q31_8c.html',1,'']]],
+  ['arm_5fsqrt_5fq15_2ec',['arm_sqrt_q15.c',['../arm__sqrt__q15_8c.html',1,'']]],
+  ['arm_5fsqrt_5fq31_2ec',['arm_sqrt_q31.c',['../arm__sqrt__q31_8c.html',1,'']]],
+  ['arm_5fstd_5ff32_2ec',['arm_std_f32.c',['../arm__std__f32_8c.html',1,'']]],
+  ['arm_5fstd_5fq15_2ec',['arm_std_q15.c',['../arm__std__q15_8c.html',1,'']]],
+  ['arm_5fstd_5fq31_2ec',['arm_std_q31.c',['../arm__std__q31_8c.html',1,'']]],
+  ['arm_5fsub_5ff32_2ec',['arm_sub_f32.c',['../arm__sub__f32_8c.html',1,'']]],
+  ['arm_5fsub_5fq15_2ec',['arm_sub_q15.c',['../arm__sub__q15_8c.html',1,'']]],
+  ['arm_5fsub_5fq31_2ec',['arm_sub_q31.c',['../arm__sub__q31_8c.html',1,'']]],
+  ['arm_5fsub_5fq7_2ec',['arm_sub_q7.c',['../arm__sub__q7_8c.html',1,'']]],
+  ['arm_5fvar_5ff32_2ec',['arm_var_f32.c',['../arm__var__f32_8c.html',1,'']]],
+  ['arm_5fvar_5fq15_2ec',['arm_var_q15.c',['../arm__var__q15_8c.html',1,'']]],
+  ['arm_5fvar_5fq31_2ec',['arm_var_q31.c',['../arm__var__q31_8c.html',1,'']]],
+  ['arm_5fvariance_5fexample_5ff32_2ec',['arm_variance_example_f32.c',['../arm__variance__example__f32_8c.html',1,'']]],
+  ['math_5fhelper_2ec',['math_helper.c',['../arm__linear__interp__example_2math__helper_8c.html',1,'']]],
+  ['math_5fhelper_2ec',['math_helper.c',['../arm__signal__converge__example_2math__helper_8c.html',1,'']]],
+  ['math_5fhelper_2ec',['math_helper.c',['../arm__fir__example_2math__helper_8c.html',1,'']]],
+  ['math_5fhelper_2ec',['math_helper.c',['../arm__convolution__example_2math__helper_8c.html',1,'']]],
+  ['math_5fhelper_2ec',['math_helper.c',['../arm__matrix__example_2math__helper_8c.html',1,'']]],
+  ['math_5fhelper_2ec',['math_helper.c',['../arm__graphic__equalizer__example_2math__helper_8c.html',1,'']]],
+  ['math_5fhelper_2eh',['math_helper.h',['../arm__graphic__equalizer__example_2math__helper_8h.html',1,'']]],
+  ['math_5fhelper_2eh',['math_helper.h',['../arm__fir__example_2math__helper_8h.html',1,'']]],
+  ['math_5fhelper_2eh',['math_helper.h',['../arm__linear__interp__example_2math__helper_8h.html',1,'']]],
+  ['math_5fhelper_2eh',['math_helper.h',['../arm__convolution__example_2math__helper_8h.html',1,'']]],
+  ['math_5fhelper_2eh',['math_helper.h',['../arm__matrix__example_2math__helper_8h.html',1,'']]],
+  ['math_5fhelper_2eh',['math_helper.h',['../arm__signal__converge__example_2math__helper_8h.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/files_1.html b/docs/DSP/html/search/files_1.html
new file mode 100644
index 0000000..eca1c80
--- /dev/null
+++ b/docs/DSP/html/search/files_1.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/files_1.js b/docs/DSP/html/search/files_1.js
new file mode 100644
index 0000000..1cdddb0
--- /dev/null
+++ b/docs/DSP/html/search/files_1.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['history_2etxt',['history.txt',['../history_8txt.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/functions_0.html b/docs/DSP/html/search/functions_0.html
new file mode 100644
index 0000000..16a5a52
--- /dev/null
+++ b/docs/DSP/html/search/functions_0.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/functions_0.js b/docs/DSP/html/search/functions_0.js
new file mode 100644
index 0000000..9c76e80
--- /dev/null
+++ b/docs/DSP/html/search/functions_0.js
@@ -0,0 +1,26 @@
+var searchData=
+[
+  ['_5f_5fqadd',['__QADD',['../arm__math_8h.html#ab9f3cfbfb0f12975ab91ddb179160dcb',1,'arm_math.h']]],
+  ['_5f_5fqadd16',['__QADD16',['../arm__math_8h.html#a08bea9cb2c311d925224c0d6829edb8c',1,'arm_math.h']]],
+  ['_5f_5fqadd8',['__QADD8',['../arm__math_8h.html#a937a37e831677294ecde7195ec9d68ee',1,'arm_math.h']]],
+  ['_5f_5fqasx',['__QASX',['../arm__math_8h.html#aad6f7afa72d784b95e6357c215a919bb',1,'arm_math.h']]],
+  ['_5f_5fqsax',['__QSAX',['../arm__math_8h.html#a391f5f1d2e7cefaccfece0a49141ad47',1,'arm_math.h']]],
+  ['_5f_5fqsub',['__QSUB',['../arm__math_8h.html#a15e896d0146c280e600d00f609832350',1,'arm_math.h']]],
+  ['_5f_5fqsub16',['__QSUB16',['../arm__math_8h.html#a6e4703dc08d1b82eab7f5ef96edb59bb',1,'arm_math.h']]],
+  ['_5f_5fqsub8',['__QSUB8',['../arm__math_8h.html#a4690314b420f463093f1a2f68b5fb143',1,'arm_math.h']]],
+  ['_5f_5fshadd16',['__SHADD16',['../arm__math_8h.html#af3d7aff37a4472f1f2bc88eb3b97b526',1,'arm_math.h']]],
+  ['_5f_5fshasx',['__SHASX',['../arm__math_8h.html#af60f220d422ebc524411f712544feecf',1,'arm_math.h']]],
+  ['_5f_5fshsax',['__SHSAX',['../arm__math_8h.html#abbfbf3cfac1971b4b380c0cde120a85b',1,'arm_math.h']]],
+  ['_5f_5fshsub16',['__SHSUB16',['../arm__math_8h.html#a0987d147320a596bbdb537d70b23de73',1,'arm_math.h']]],
+  ['_5f_5fsmlad',['__SMLAD',['../arm__math_8h.html#aa611fdbf6c56c46553701d6596a79aaf',1,'arm_math.h']]],
+  ['_5f_5fsmladx',['__SMLADX',['../arm__math_8h.html#a7fc670277db1ad9ac34d52d771c7c305',1,'arm_math.h']]],
+  ['_5f_5fsmlald',['__SMLALD',['../arm__math_8h.html#a7aed02041f489a4f65dbd7093073d94e',1,'arm_math.h']]],
+  ['_5f_5fsmlaldx',['__SMLALDX',['../arm__math_8h.html#a3bdab9022ab56e30f6346a043050dfc4',1,'arm_math.h']]],
+  ['_5f_5fsmlsdx',['__SMLSDX',['../arm__math_8h.html#a5d61b7d886888f9f1f35c079eb5d01c9',1,'arm_math.h']]],
+  ['_5f_5fsmmla',['__SMMLA',['../arm__math_8h.html#a0162015f6d3458e2934a265481460ec4',1,'arm_math.h']]],
+  ['_5f_5fsmuad',['__SMUAD',['../arm__math_8h.html#a2eed05660fedbe3fbd0b6dbb1315cfc3',1,'arm_math.h']]],
+  ['_5f_5fsmuadx',['__SMUADX',['../arm__math_8h.html#a9c58d7b4648a973d91e27544bc190e60',1,'arm_math.h']]],
+  ['_5f_5fsmusd',['__SMUSD',['../arm__math_8h.html#a6b293f62ad7eb225fa9ce0f39458eba3',1,'arm_math.h']]],
+  ['_5f_5fsmusdx',['__SMUSDX',['../arm__math_8h.html#a7375d1deba32929dc97008bfa7085d46',1,'arm_math.h']]],
+  ['_5f_5fsxtb16',['__SXTB16',['../arm__math_8h.html#ac9f7f02a5e0ad5642026dbd0da7418db',1,'arm_math.h']]]
+];
diff --git a/docs/DSP/html/search/functions_1.html b/docs/DSP/html/search/functions_1.html
new file mode 100644
index 0000000..3b4eacf
--- /dev/null
+++ b/docs/DSP/html/search/functions_1.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/functions_1.js b/docs/DSP/html/search/functions_1.js
new file mode 100644
index 0000000..4357e35
--- /dev/null
+++ b/docs/DSP/html/search/functions_1.js
@@ -0,0 +1,343 @@
+var searchData=
+[
+  ['arm_5fabs_5ff32',['arm_abs_f32',['../group__BasicAbs.html#ga421b6275f9d35f50286c0ff3beceff02',1,'arm_abs_f32(float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_abs_f32.c'],['../group__BasicAbs.html#ga421b6275f9d35f50286c0ff3beceff02',1,'arm_abs_f32(float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_abs_f32.c']]],
+  ['arm_5fabs_5fq15',['arm_abs_q15',['../group__BasicAbs.html#ga39f92964c9b649ba252e26ebe7b95594',1,'arm_abs_q15(q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_abs_q15.c'],['../group__BasicAbs.html#ga39f92964c9b649ba252e26ebe7b95594',1,'arm_abs_q15(q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_abs_q15.c']]],
+  ['arm_5fabs_5fq31',['arm_abs_q31',['../group__BasicAbs.html#ga59eafcdcdb52da60d37f20aec6ff4577',1,'arm_abs_q31(q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_abs_q31.c'],['../group__BasicAbs.html#ga59eafcdcdb52da60d37f20aec6ff4577',1,'arm_abs_q31(q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_abs_q31.c']]],
+  ['arm_5fabs_5fq7',['arm_abs_q7',['../group__BasicAbs.html#gadc30985e33fbf96802a5a7954dece3b1',1,'arm_abs_q7(q7_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_abs_q7.c'],['../group__BasicAbs.html#gadc30985e33fbf96802a5a7954dece3b1',1,'arm_abs_q7(q7_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_abs_q7.c']]],
+  ['arm_5fadd_5ff32',['arm_add_f32',['../group__BasicAdd.html#ga6a904a547413b10565dd1d251c6bafbd',1,'arm_add_f32(float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize): arm_add_f32.c'],['../group__BasicAdd.html#ga6a904a547413b10565dd1d251c6bafbd',1,'arm_add_f32(float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize): arm_add_f32.c']]],
+  ['arm_5fadd_5fq15',['arm_add_q15',['../group__BasicAdd.html#gabb51285a41f511670bbff62fc0e1bf62',1,'arm_add_q15(q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize): arm_add_q15.c'],['../group__BasicAdd.html#gabb51285a41f511670bbff62fc0e1bf62',1,'arm_add_q15(q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize): arm_add_q15.c']]],
+  ['arm_5fadd_5fq31',['arm_add_q31',['../group__BasicAdd.html#ga24d6c3f7f8b9fae4847c0c3f26a39a3b',1,'arm_add_q31(q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize): arm_add_q31.c'],['../group__BasicAdd.html#ga24d6c3f7f8b9fae4847c0c3f26a39a3b',1,'arm_add_q31(q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize): arm_add_q31.c']]],
+  ['arm_5fadd_5fq7',['arm_add_q7',['../group__BasicAdd.html#gaed633f415a7840a66861debca2dfb96b',1,'arm_add_q7(q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize): arm_add_q7.c'],['../group__BasicAdd.html#gaed633f415a7840a66861debca2dfb96b',1,'arm_add_q7(q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize): arm_add_q7.c']]],
+  ['arm_5fapply_5fguard_5fbits',['arm_apply_guard_bits',['../arm__convolution__example_2math__helper_8c.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#a13580a6ff7a8a68146de727bdf8fba88',1,'arm_apply_guard_bits(float32_t *pIn, uint32_t numSamples, uint32_t guard_bits): math_helper.c']]],
+  ['arm_5fbilinear_5finterp_5ff32',['arm_bilinear_interp_f32',['../group__BilinearInterpolate.html#gaba67d2ba2acbd428832f106de29b8627',1,'arm_math.h']]],
+  ['arm_5fbilinear_5finterp_5fq15',['arm_bilinear_interp_q15',['../group__BilinearInterpolate.html#ga5f9b61bcae6d9295d926810cf398dd53',1,'arm_math.h']]],
+  ['arm_5fbilinear_5finterp_5fq31',['arm_bilinear_interp_q31',['../group__BilinearInterpolate.html#ga79d374eda5d39e220b0423ba3cb90c6e',1,'arm_math.h']]],
+  ['arm_5fbilinear_5finterp_5fq7',['arm_bilinear_interp_q7',['../group__BilinearInterpolate.html#ga0a986d4a01039914a9d6e81e9a4ccda0',1,'arm_math.h']]],
+  ['arm_5fbiquad_5fcas_5fdf1_5f32x64_5finit_5fq31',['arm_biquad_cas_df1_32x64_init_q31',['../group__BiquadCascadeDF1__32x64.html#ga44900cecb8083afcaabf905ffcd656bb',1,'arm_biquad_cas_df1_32x64_init_q31(arm_biquad_cas_df1_32x64_ins_q31 *S, uint8_t numStages, q31_t *pCoeffs, q63_t *pState, uint8_t postShift): arm_biquad_cascade_df1_32x64_init_q31.c'],['../group__BiquadCascadeDF1__32x64.html#ga44900cecb8083afcaabf905ffcd656bb',1,'arm_biquad_cas_df1_32x64_init_q31(arm_biquad_cas_df1_32x64_ins_q31 *S, uint8_t numStages, q31_t *pCoeffs, q63_t *pState, uint8_t postShift): arm_biquad_cascade_df1_32x64_init_q31.c']]],
+  ['arm_5fbiquad_5fcas_5fdf1_5f32x64_5fq31',['arm_biquad_cas_df1_32x64_q31',['../group__BiquadCascadeDF1__32x64.html#ga953a83e69685de6575cff37feb358a93',1,'arm_biquad_cas_df1_32x64_q31(const arm_biquad_cas_df1_32x64_ins_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_32x64_q31.c'],['../group__BiquadCascadeDF1__32x64.html#ga953a83e69685de6575cff37feb358a93',1,'arm_biquad_cas_df1_32x64_q31(const arm_biquad_cas_df1_32x64_ins_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_32x64_q31.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5ff32',['arm_biquad_cascade_df1_f32',['../group__BiquadCascadeDF1.html#gaa0dbe330d763e3c1d8030b3ef12d5bdc',1,'arm_biquad_cascade_df1_f32(const arm_biquad_casd_df1_inst_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_f32.c'],['../group__BiquadCascadeDF1.html#gaa0dbe330d763e3c1d8030b3ef12d5bdc',1,'arm_biquad_cascade_df1_f32(const arm_biquad_casd_df1_inst_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_f32.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5ffast_5fq15',['arm_biquad_cascade_df1_fast_q15',['../group__BiquadCascadeDF1.html#gaffb9792c0220882efd4c58f3c6a05fd7',1,'arm_biquad_cascade_df1_fast_q15(const arm_biquad_casd_df1_inst_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_fast_q15.c'],['../group__BiquadCascadeDF1.html#gaffb9792c0220882efd4c58f3c6a05fd7',1,'arm_biquad_cascade_df1_fast_q15(const arm_biquad_casd_df1_inst_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_fast_q15.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5ffast_5fq31',['arm_biquad_cascade_df1_fast_q31',['../group__BiquadCascadeDF1.html#ga456390f5e448afad3a38bed7d6e380e3',1,'arm_biquad_cascade_df1_fast_q31(const arm_biquad_casd_df1_inst_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_fast_q31.c'],['../group__BiquadCascadeDF1.html#ga456390f5e448afad3a38bed7d6e380e3',1,'arm_biquad_cascade_df1_fast_q31(const arm_biquad_casd_df1_inst_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_fast_q31.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5finit_5ff32',['arm_biquad_cascade_df1_init_f32',['../group__BiquadCascadeDF1.html#ga8e73b69a788e681a61bccc8959d823c5',1,'arm_biquad_cascade_df1_init_f32(arm_biquad_casd_df1_inst_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState): arm_biquad_cascade_df1_init_f32.c'],['../group__BiquadCascadeDF1.html#ga8e73b69a788e681a61bccc8959d823c5',1,'arm_biquad_cascade_df1_init_f32(arm_biquad_casd_df1_inst_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState): arm_biquad_cascade_df1_init_f32.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5finit_5fq15',['arm_biquad_cascade_df1_init_q15',['../group__BiquadCascadeDF1.html#gad54c724132f6d742a444eb6df0e9c731',1,'arm_biquad_cascade_df1_init_q15(arm_biquad_casd_df1_inst_q15 *S, uint8_t numStages, q15_t *pCoeffs, q15_t *pState, int8_t postShift): arm_biquad_cascade_df1_init_q15.c'],['../group__BiquadCascadeDF1.html#gad54c724132f6d742a444eb6df0e9c731',1,'arm_biquad_cascade_df1_init_q15(arm_biquad_casd_df1_inst_q15 *S, uint8_t numStages, q15_t *pCoeffs, q15_t *pState, int8_t postShift): arm_biquad_cascade_df1_init_q15.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5finit_5fq31',['arm_biquad_cascade_df1_init_q31',['../group__BiquadCascadeDF1.html#gaf42a44f9b16d61e636418c83eefe577b',1,'arm_biquad_cascade_df1_init_q31(arm_biquad_casd_df1_inst_q31 *S, uint8_t numStages, q31_t *pCoeffs, q31_t *pState, int8_t postShift): arm_biquad_cascade_df1_init_q31.c'],['../group__BiquadCascadeDF1.html#gaf42a44f9b16d61e636418c83eefe577b',1,'arm_biquad_cascade_df1_init_q31(arm_biquad_casd_df1_inst_q31 *S, uint8_t numStages, q31_t *pCoeffs, q31_t *pState, int8_t postShift): arm_biquad_cascade_df1_init_q31.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5fq15',['arm_biquad_cascade_df1_q15',['../group__BiquadCascadeDF1.html#gadd66a0aefdc645031d607b0a5b37a942',1,'arm_biquad_cascade_df1_q15(const arm_biquad_casd_df1_inst_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_q15.c'],['../group__BiquadCascadeDF1.html#gadd66a0aefdc645031d607b0a5b37a942',1,'arm_biquad_cascade_df1_q15(const arm_biquad_casd_df1_inst_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_q15.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf1_5fq31',['arm_biquad_cascade_df1_q31',['../group__BiquadCascadeDF1.html#ga27b0c54da702713976e5202d20b4473f',1,'arm_biquad_cascade_df1_q31(const arm_biquad_casd_df1_inst_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_q31.c'],['../group__BiquadCascadeDF1.html#ga27b0c54da702713976e5202d20b4473f',1,'arm_biquad_cascade_df1_q31(const arm_biquad_casd_df1_inst_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_biquad_cascade_df1_q31.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5ff32',['arm_biquad_cascade_df2T_f32',['../group__BiquadCascadeDF2T.html#ga114f373fbc16a314e9f293c7c7649c7f',1,'arm_biquad_cascade_df2T_f32(const arm_biquad_cascade_df2T_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_biquad_cascade_df2T_f32.c'],['../group__BiquadCascadeDF2T.html#ga114f373fbc16a314e9f293c7c7649c7f',1,'arm_biquad_cascade_df2T_f32(const arm_biquad_cascade_df2T_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_biquad_cascade_df2T_f32.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5ff64',['arm_biquad_cascade_df2T_f64',['../group__BiquadCascadeDF2T.html#gaa8735dda5f3f36d0936283794c2aa771',1,'arm_biquad_cascade_df2T_f64(const arm_biquad_cascade_df2T_instance_f64 *S, float64_t *pSrc, float64_t *pDst, uint32_t blockSize): arm_biquad_cascade_df2T_f64.c'],['../group__BiquadCascadeDF2T.html#gaa8735dda5f3f36d0936283794c2aa771',1,'arm_biquad_cascade_df2T_f64(const arm_biquad_cascade_df2T_instance_f64 *S, float64_t *pSrc, float64_t *pDst, uint32_t blockSize): arm_biquad_cascade_df2T_f64.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5finit_5ff32',['arm_biquad_cascade_df2T_init_f32',['../group__BiquadCascadeDF2T.html#ga70eaddf317a4a8bde6bd6a97df67fedd',1,'arm_biquad_cascade_df2T_init_f32(arm_biquad_cascade_df2T_instance_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState): arm_biquad_cascade_df2T_init_f32.c'],['../group__BiquadCascadeDF2T.html#ga70eaddf317a4a8bde6bd6a97df67fedd',1,'arm_biquad_cascade_df2T_init_f32(arm_biquad_cascade_df2T_instance_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState): arm_biquad_cascade_df2T_init_f32.c']]],
+  ['arm_5fbiquad_5fcascade_5fdf2t_5finit_5ff64',['arm_biquad_cascade_df2T_init_f64',['../group__BiquadCascadeDF2T.html#ga12dc5d8e8892806ad70e79ca2ff9f86e',1,'arm_biquad_cascade_df2T_init_f64(arm_biquad_cascade_df2T_instance_f64 *S, uint8_t numStages, float64_t *pCoeffs, float64_t *pState): arm_biquad_cascade_df2T_init_f64.c'],['../group__BiquadCascadeDF2T.html#ga12dc5d8e8892806ad70e79ca2ff9f86e',1,'arm_biquad_cascade_df2T_init_f64(arm_biquad_cascade_df2T_instance_f64 *S, uint8_t numStages, float64_t *pCoeffs, float64_t *pState): arm_biquad_cascade_df2T_init_f64.c']]],
+  ['arm_5fbiquad_5fcascade_5fstereo_5fdf2t_5ff32',['arm_biquad_cascade_stereo_df2T_f32',['../group__BiquadCascadeDF2T.html#gac75de449c3e4f733477d81bd0ada5eec',1,'arm_biquad_cascade_stereo_df2T_f32(const arm_biquad_cascade_stereo_df2T_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_biquad_cascade_stereo_df2T_f32.c'],['../group__BiquadCascadeDF2T.html#gac75de449c3e4f733477d81bd0ada5eec',1,'arm_biquad_cascade_stereo_df2T_f32(const arm_biquad_cascade_stereo_df2T_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_biquad_cascade_stereo_df2T_f32.c']]],
+  ['arm_5fbiquad_5fcascade_5fstereo_5fdf2t_5finit_5ff32',['arm_biquad_cascade_stereo_df2T_init_f32',['../group__BiquadCascadeDF2T.html#ga405197c89fe4d34003efd23786296425',1,'arm_biquad_cascade_stereo_df2T_init_f32(arm_biquad_cascade_stereo_df2T_instance_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState): arm_biquad_cascade_stereo_df2T_init_f32.c'],['../group__BiquadCascadeDF2T.html#ga405197c89fe4d34003efd23786296425',1,'arm_biquad_cascade_stereo_df2T_init_f32(arm_biquad_cascade_stereo_df2T_instance_f32 *S, uint8_t numStages, float32_t *pCoeffs, float32_t *pState): arm_biquad_cascade_stereo_df2T_init_f32.c']]],
+  ['arm_5fbitreversal_5f16',['arm_bitreversal_16',['../arm__cfft__q15_8c.html#a773957c278f4d9e728711f27e8a6e278',1,'arm_cfft_q15.c']]],
+  ['arm_5fbitreversal_5f32',['arm_bitreversal_32',['../arm__cfft__f32_8c.html#ac8e7ebe1cb131a5b0f55d0464640591f',1,'arm_bitreversal_32(uint32_t *pSrc, const uint16_t bitRevLen, const uint16_t *pBitRevTable): arm_cfft_f32.c'],['../arm__cfft__q31_8c.html#ac8e7ebe1cb131a5b0f55d0464640591f',1,'arm_bitreversal_32(uint32_t *pSrc, const uint16_t bitRevLen, const uint16_t *pBitRevTable): arm_cfft_q31.c']]],
+  ['arm_5fbitreversal_5ff32',['arm_bitreversal_f32',['../arm__bitreversal_8c.html#a3d4062fdfa6aaa3f51f41cab868e508b',1,'arm_bitreversal_f32(float32_t *pSrc, uint16_t fftSize, uint16_t bitRevFactor, uint16_t *pBitRevTab): arm_bitreversal.c'],['../arm__cfft__radix2__f32_8c.html#a3d4062fdfa6aaa3f51f41cab868e508b',1,'arm_bitreversal_f32(float32_t *pSrc, uint16_t fftSize, uint16_t bitRevFactor, uint16_t *pBitRevTab): arm_bitreversal.c'],['../arm__cfft__radix4__f32_8c.html#a3d4062fdfa6aaa3f51f41cab868e508b',1,'arm_bitreversal_f32(float32_t *pSrc, uint16_t fftSize, uint16_t bitRevFactor, uint16_t *pBitRevTab): arm_bitreversal.c'],['../arm__rfft__f32_8c.html#a3d4062fdfa6aaa3f51f41cab868e508b',1,'arm_bitreversal_f32(float32_t *pSrc, uint16_t fftSize, uint16_t bitRevFactor, uint16_t *pBitRevTab): arm_bitreversal.c']]],
+  ['arm_5fbitreversal_5fq15',['arm_bitreversal_q15',['../arm__bitreversal_8c.html#a12a07b49948c354172ae07358309a4a5',1,'arm_bitreversal_q15(q15_t *pSrc16, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTab): arm_bitreversal.c'],['../arm__cfft__radix2__q15_8c.html#a73f48eaea9297605705ae25d3405343e',1,'arm_bitreversal_q15(q15_t *pSrc, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTab): arm_bitreversal.c'],['../arm__cfft__radix4__q15_8c.html#a73f48eaea9297605705ae25d3405343e',1,'arm_bitreversal_q15(q15_t *pSrc, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTab): arm_bitreversal.c']]],
+  ['arm_5fbitreversal_5fq31',['arm_bitreversal_q31',['../arm__bitreversal_8c.html#a27618705158b5c42db5fb0a381f8efc1',1,'arm_bitreversal_q31(q31_t *pSrc, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTable): arm_bitreversal.c'],['../arm__cfft__radix2__q31_8c.html#a3fab577d25c3a517973c8c214f66f268',1,'arm_bitreversal_q31(q31_t *pSrc, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTab): arm_bitreversal.c'],['../arm__cfft__radix4__q31_8c.html#a3fab577d25c3a517973c8c214f66f268',1,'arm_bitreversal_q31(q31_t *pSrc, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTab): arm_bitreversal.c']]],
+  ['arm_5fcalc_5f2pow',['arm_calc_2pow',['../arm__convolution__example_2math__helper_8c.html#ace1e1f7b72573d1934782ec999a04f99',1,'arm_calc_2pow(uint32_t numShifts): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#a7c94faac575a175e824d5f9879c97c68',1,'arm_calc_2pow(uint32_t guard_bits): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#ace1e1f7b72573d1934782ec999a04f99',1,'arm_calc_2pow(uint32_t numShifts): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#a7c94faac575a175e824d5f9879c97c68',1,'arm_calc_2pow(uint32_t guard_bits): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#ace1e1f7b72573d1934782ec999a04f99',1,'arm_calc_2pow(uint32_t numShifts): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#a7c94faac575a175e824d5f9879c97c68',1,'arm_calc_2pow(uint32_t guard_bits): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#ace1e1f7b72573d1934782ec999a04f99',1,'arm_calc_2pow(uint32_t numShifts): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#a7c94faac575a175e824d5f9879c97c68',1,'arm_calc_2pow(uint32_t guard_bits): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#ace1e1f7b72573d1934782ec999a04f99',1,'arm_calc_2pow(uint32_t numShifts): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#a7c94faac575a175e824d5f9879c97c68',1,'arm_calc_2pow(uint32_t guard_bits): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#ace1e1f7b72573d1934782ec999a04f99',1,'arm_calc_2pow(uint32_t numShifts): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#a7c94faac575a175e824d5f9879c97c68',1,'arm_calc_2pow(uint32_t guard_bits): math_helper.c']]],
+  ['arm_5fcalc_5fguard_5fbits',['arm_calc_guard_bits',['../arm__convolution__example_2math__helper_8c.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#a60ff6e0b31a5e9105c7280797e457742',1,'arm_calc_guard_bits(uint32_t num_adds): math_helper.c']]],
+  ['arm_5fcfft_5ff32',['arm_cfft_f32',['../group__ComplexFFT.html#gade0f9c4ff157b6b9c72a1eafd86ebf80',1,'arm_cfft_f32(const arm_cfft_instance_f32 *S, float32_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_f32.c'],['../group__ComplexFFT.html#gade0f9c4ff157b6b9c72a1eafd86ebf80',1,'arm_cfft_f32(const arm_cfft_instance_f32 *S, float32_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_f32.c']]],
+  ['arm_5fcfft_5fq15',['arm_cfft_q15',['../group__ComplexFFT.html#ga68cdacd2267a2967955e40e6b7ec1229',1,'arm_cfft_q15(const arm_cfft_instance_q15 *S, q15_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_q15.c'],['../group__ComplexFFT.html#ga68cdacd2267a2967955e40e6b7ec1229',1,'arm_cfft_q15(const arm_cfft_instance_q15 *S, q15_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_q15.c']]],
+  ['arm_5fcfft_5fq31',['arm_cfft_q31',['../group__ComplexFFT.html#ga5a0008bd997ab6e2e299ef2fb272fb4b',1,'arm_cfft_q31(const arm_cfft_instance_q31 *S, q31_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_q31.c'],['../group__ComplexFFT.html#ga5a0008bd997ab6e2e299ef2fb272fb4b',1,'arm_cfft_q31(const arm_cfft_instance_q31 *S, q31_t *p1, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_q31.c']]],
+  ['arm_5fcfft_5fradix2_5ff32',['arm_cfft_radix2_f32',['../group__ComplexFFT.html#ga9fadd650b802f612ae558ddaab789a6d',1,'arm_cfft_radix2_f32(const arm_cfft_radix2_instance_f32 *S, float32_t *pSrc): arm_cfft_radix2_f32.c'],['../group__ComplexFFT.html#ga9fadd650b802f612ae558ddaab789a6d',1,'arm_cfft_radix2_f32(const arm_cfft_radix2_instance_f32 *S, float32_t *pSrc): arm_cfft_radix2_f32.c']]],
+  ['arm_5fcfft_5fradix2_5finit_5ff32',['arm_cfft_radix2_init_f32',['../group__ComplexFFT.html#gac9565e6bc7229577ecf5e090313cafd7',1,'arm_cfft_radix2_init_f32(arm_cfft_radix2_instance_f32 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix2_init_f32.c'],['../group__ComplexFFT.html#gac9565e6bc7229577ecf5e090313cafd7',1,'arm_cfft_radix2_init_f32(arm_cfft_radix2_instance_f32 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix2_init_f32.c']]],
+  ['arm_5fcfft_5fradix2_5finit_5fq15',['arm_cfft_radix2_init_q15',['../group__ComplexFFT.html#ga5c5b2127b3c4ea2d03692127f8543858',1,'arm_cfft_radix2_init_q15(arm_cfft_radix2_instance_q15 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix2_init_q15.c'],['../group__ComplexFFT.html#ga5c5b2127b3c4ea2d03692127f8543858',1,'arm_cfft_radix2_init_q15(arm_cfft_radix2_instance_q15 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix2_init_q15.c']]],
+  ['arm_5fcfft_5fradix2_5finit_5fq31',['arm_cfft_radix2_init_q31',['../group__ComplexFFT.html#gabec9611e77382f31e152668bf6b4b638',1,'arm_cfft_radix2_init_q31(arm_cfft_radix2_instance_q31 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix2_init_q31.c'],['../group__ComplexFFT.html#gabec9611e77382f31e152668bf6b4b638',1,'arm_cfft_radix2_init_q31(arm_cfft_radix2_instance_q31 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix2_init_q31.c']]],
+  ['arm_5fcfft_5fradix2_5fq15',['arm_cfft_radix2_q15',['../group__ComplexFFT.html#ga55b424341dc3efd3fa0bcaaff4bdbf40',1,'arm_cfft_radix2_q15(const arm_cfft_radix2_instance_q15 *S, q15_t *pSrc): arm_cfft_radix2_q15.c'],['../group__ComplexFFT.html#ga55b424341dc3efd3fa0bcaaff4bdbf40',1,'arm_cfft_radix2_q15(const arm_cfft_radix2_instance_q15 *S, q15_t *pSrc): arm_cfft_radix2_q15.c']]],
+  ['arm_5fcfft_5fradix2_5fq31',['arm_cfft_radix2_q31',['../group__ComplexFFT.html#ga6321f703ec87a274aedaab33d3e766b4',1,'arm_cfft_radix2_q31(const arm_cfft_radix2_instance_q31 *S, q31_t *pSrc): arm_cfft_radix2_q31.c'],['../group__ComplexFFT.html#ga6321f703ec87a274aedaab33d3e766b4',1,'arm_cfft_radix2_q31(const arm_cfft_radix2_instance_q31 *S, q31_t *pSrc): arm_cfft_radix2_q31.c']]],
+  ['arm_5fcfft_5fradix4_5ff32',['arm_cfft_radix4_f32',['../group__ComplexFFT.html#ga521f670cd9c571bc61aff9bec89f4c26',1,'arm_cfft_radix4_f32(const arm_cfft_radix4_instance_f32 *S, float32_t *pSrc): arm_cfft_radix4_f32.c'],['../group__ComplexFFT.html#ga521f670cd9c571bc61aff9bec89f4c26',1,'arm_cfft_radix4_f32(const arm_cfft_radix4_instance_f32 *S, float32_t *pSrc): arm_cfft_radix4_f32.c']]],
+  ['arm_5fcfft_5fradix4_5finit_5ff32',['arm_cfft_radix4_init_f32',['../group__ComplexFFT.html#gaf336459f684f0b17bfae539ef1b1b78a',1,'arm_cfft_radix4_init_f32(arm_cfft_radix4_instance_f32 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix4_init_f32.c'],['../group__ComplexFFT.html#gaf336459f684f0b17bfae539ef1b1b78a',1,'arm_cfft_radix4_init_f32(arm_cfft_radix4_instance_f32 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix4_init_f32.c']]],
+  ['arm_5fcfft_5fradix4_5finit_5fq15',['arm_cfft_radix4_init_q15',['../group__ComplexFFT.html#ga0c2acfda3126c452e75b81669e8ad9ef',1,'arm_cfft_radix4_init_q15(arm_cfft_radix4_instance_q15 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix4_init_q15.c'],['../group__ComplexFFT.html#ga0c2acfda3126c452e75b81669e8ad9ef',1,'arm_cfft_radix4_init_q15(arm_cfft_radix4_instance_q15 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix4_init_q15.c']]],
+  ['arm_5fcfft_5fradix4_5finit_5fq31',['arm_cfft_radix4_init_q31',['../group__ComplexFFT.html#gad5caaafeec900c8ff72321c01bbd462c',1,'arm_cfft_radix4_init_q31(arm_cfft_radix4_instance_q31 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix4_init_q31.c'],['../group__ComplexFFT.html#gad5caaafeec900c8ff72321c01bbd462c',1,'arm_cfft_radix4_init_q31(arm_cfft_radix4_instance_q31 *S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag): arm_cfft_radix4_init_q31.c']]],
+  ['arm_5fcfft_5fradix4_5fq15',['arm_cfft_radix4_q15',['../group__ComplexFFT.html#ga8d66cdac41b8bf6cefdb895456eee84a',1,'arm_cfft_radix4_q15(const arm_cfft_radix4_instance_q15 *S, q15_t *pSrc): arm_cfft_radix4_q15.c'],['../group__ComplexFFT.html#ga8d66cdac41b8bf6cefdb895456eee84a',1,'arm_cfft_radix4_q15(const arm_cfft_radix4_instance_q15 *S, q15_t *pSrc): arm_cfft_radix4_q15.c']]],
+  ['arm_5fcfft_5fradix4_5fq31',['arm_cfft_radix4_q31',['../group__ComplexFFT.html#gafde3ee1f58cf393b45a9073174fff548',1,'arm_cfft_radix4_q31(const arm_cfft_radix4_instance_q31 *S, q31_t *pSrc): arm_cfft_radix4_q31.c'],['../group__ComplexFFT.html#gafde3ee1f58cf393b45a9073174fff548',1,'arm_cfft_radix4_q31(const arm_cfft_radix4_instance_q31 *S, q31_t *pSrc): arm_cfft_radix4_q31.c']]],
+  ['arm_5fcfft_5fradix4by2_5finverse_5fq15',['arm_cfft_radix4by2_inverse_q15',['../arm__cfft__q15_8c.html#abe669acc8db57d1fb9b1e2bba30f2224',1,'arm_cfft_q15.c']]],
+  ['arm_5fcfft_5fradix4by2_5finverse_5fq31',['arm_cfft_radix4by2_inverse_q31',['../arm__cfft__q31_8c.html#a3f3ae10bc2057cc1360abfa25f224c8c',1,'arm_cfft_q31.c']]],
+  ['arm_5fcfft_5fradix4by2_5fq15',['arm_cfft_radix4by2_q15',['../arm__cfft__q15_8c.html#af1d4a751153857c173511e0c77ab4fa9',1,'arm_cfft_q15.c']]],
+  ['arm_5fcfft_5fradix4by2_5fq31',['arm_cfft_radix4by2_q31',['../arm__cfft__q31_8c.html#af6df8bf714c30d44e6b871ea87d22b30',1,'arm_cfft_q31.c']]],
+  ['arm_5fcfft_5fradix8by2_5ff32',['arm_cfft_radix8by2_f32',['../arm__cfft__f32_8c.html#ae99e2b173033e9910058869bdf0619d9',1,'arm_cfft_f32.c']]],
+  ['arm_5fcfft_5fradix8by4_5ff32',['arm_cfft_radix8by4_f32',['../arm__cfft__f32_8c.html#a4bb346f59bca06cebe0defc8e15b69a6',1,'arm_cfft_f32.c']]],
+  ['arm_5fcircularread_5ff32',['arm_circularRead_f32',['../arm__math_8h.html#af4d2359037b7360329ef9dd6836d1353',1,'arm_math.h']]],
+  ['arm_5fcircularread_5fq15',['arm_circularRead_q15',['../arm__math_8h.html#a98eb923fe8c64909897c31d6b9f69bff',1,'arm_math.h']]],
+  ['arm_5fcircularread_5fq7',['arm_circularRead_q7',['../arm__math_8h.html#acd3153fe997f44fe6c20fa1ac6257a2b',1,'arm_math.h']]],
+  ['arm_5fcircularwrite_5ff32',['arm_circularWrite_f32',['../arm__math_8h.html#a87c6129c7f1a7e7b205339054d3ffed7',1,'arm_math.h']]],
+  ['arm_5fcircularwrite_5fq15',['arm_circularWrite_q15',['../arm__math_8h.html#a885325c33991f03743a9d9b06868a099',1,'arm_math.h']]],
+  ['arm_5fcircularwrite_5fq7',['arm_circularWrite_q7',['../arm__math_8h.html#a2db43ffe947dce0f676c09580d1f6765',1,'arm_math.h']]],
+  ['arm_5fclarke_5ff32',['arm_clarke_f32',['../group__clarke.html#gabbfa27c68837d22f03d6c6259569caa8',1,'arm_math.h']]],
+  ['arm_5fclarke_5fq31',['arm_clarke_q31',['../group__clarke.html#ga0c69ebd2855ce6d34008eff808881e78',1,'arm_math.h']]],
+  ['arm_5fclip_5ff32',['arm_clip_f32',['../arm__convolution__example_2math__helper_8c.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#ab9768d92bb94894d8294047bdf76a16a',1,'arm_clip_f32(float *pIn, uint32_t numSamples): math_helper.c']]],
+  ['arm_5fcmplx_5fconj_5ff32',['arm_cmplx_conj_f32',['../group__cmplx__conj.html#ga3a102aead6460ad9fcb0626f6b226ffb',1,'arm_cmplx_conj_f32(float32_t *pSrc, float32_t *pDst, uint32_t numSamples): arm_cmplx_conj_f32.c'],['../group__cmplx__conj.html#ga3a102aead6460ad9fcb0626f6b226ffb',1,'arm_cmplx_conj_f32(float32_t *pSrc, float32_t *pDst, uint32_t numSamples): arm_cmplx_conj_f32.c']]],
+  ['arm_5fcmplx_5fconj_5fq15',['arm_cmplx_conj_q15',['../group__cmplx__conj.html#gaf47689ae07962acaecb8ddde556df4a4',1,'arm_cmplx_conj_q15(q15_t *pSrc, q15_t *pDst, uint32_t numSamples): arm_cmplx_conj_q15.c'],['../group__cmplx__conj.html#gaf47689ae07962acaecb8ddde556df4a4',1,'arm_cmplx_conj_q15(q15_t *pSrc, q15_t *pDst, uint32_t numSamples): arm_cmplx_conj_q15.c']]],
+  ['arm_5fcmplx_5fconj_5fq31',['arm_cmplx_conj_q31',['../group__cmplx__conj.html#gafecc94879a383c5208ec3ef99485e4b5',1,'arm_cmplx_conj_q31(q31_t *pSrc, q31_t *pDst, uint32_t numSamples): arm_cmplx_conj_q31.c'],['../group__cmplx__conj.html#gafecc94879a383c5208ec3ef99485e4b5',1,'arm_cmplx_conj_q31(q31_t *pSrc, q31_t *pDst, uint32_t numSamples): arm_cmplx_conj_q31.c']]],
+  ['arm_5fcmplx_5fdot_5fprod_5ff32',['arm_cmplx_dot_prod_f32',['../group__cmplx__dot__prod.html#gadcfaf567a25eb641da4043eafb9bb076',1,'arm_cmplx_dot_prod_f32(float32_t *pSrcA, float32_t *pSrcB, uint32_t numSamples, float32_t *realResult, float32_t *imagResult): arm_cmplx_dot_prod_f32.c'],['../group__cmplx__dot__prod.html#gadcfaf567a25eb641da4043eafb9bb076',1,'arm_cmplx_dot_prod_f32(float32_t *pSrcA, float32_t *pSrcB, uint32_t numSamples, float32_t *realResult, float32_t *imagResult): arm_cmplx_dot_prod_f32.c']]],
+  ['arm_5fcmplx_5fdot_5fprod_5fq15',['arm_cmplx_dot_prod_q15',['../group__cmplx__dot__prod.html#ga2b08b5e8001d2c15204639d00893fc70',1,'arm_cmplx_dot_prod_q15(q15_t *pSrcA, q15_t *pSrcB, uint32_t numSamples, q31_t *realResult, q31_t *imagResult): arm_cmplx_dot_prod_q15.c'],['../group__cmplx__dot__prod.html#ga2b08b5e8001d2c15204639d00893fc70',1,'arm_cmplx_dot_prod_q15(q15_t *pSrcA, q15_t *pSrcB, uint32_t numSamples, q31_t *realResult, q31_t *imagResult): arm_cmplx_dot_prod_q15.c']]],
+  ['arm_5fcmplx_5fdot_5fprod_5fq31',['arm_cmplx_dot_prod_q31',['../group__cmplx__dot__prod.html#ga5b731a59db062a9ad84562ef68a6c8af',1,'arm_cmplx_dot_prod_q31(q31_t *pSrcA, q31_t *pSrcB, uint32_t numSamples, q63_t *realResult, q63_t *imagResult): arm_cmplx_dot_prod_q31.c'],['../group__cmplx__dot__prod.html#ga5b731a59db062a9ad84562ef68a6c8af',1,'arm_cmplx_dot_prod_q31(q31_t *pSrcA, q31_t *pSrcB, uint32_t numSamples, q63_t *realResult, q63_t *imagResult): arm_cmplx_dot_prod_q31.c']]],
+  ['arm_5fcmplx_5fmag_5ff32',['arm_cmplx_mag_f32',['../group__cmplx__mag.html#gae45024c497392cde2ae358a76d435213',1,'arm_cmplx_mag_f32(float32_t *pSrc, float32_t *pDst, uint32_t numSamples): arm_cmplx_mag_f32.c'],['../group__cmplx__mag.html#gae45024c497392cde2ae358a76d435213',1,'arm_cmplx_mag_f32(float32_t *pSrc, float32_t *pDst, uint32_t numSamples): arm_cmplx_mag_f32.c']]],
+  ['arm_5fcmplx_5fmag_5fq15',['arm_cmplx_mag_q15',['../group__cmplx__mag.html#ga0a4a8f77a6a51d9b3f3b9d729f85b7a4',1,'arm_cmplx_mag_q15(q15_t *pSrc, q15_t *pDst, uint32_t numSamples): arm_cmplx_mag_q15.c'],['../group__cmplx__mag.html#ga0a4a8f77a6a51d9b3f3b9d729f85b7a4',1,'arm_cmplx_mag_q15(q15_t *pSrc, q15_t *pDst, uint32_t numSamples): arm_cmplx_mag_q15.c']]],
+  ['arm_5fcmplx_5fmag_5fq31',['arm_cmplx_mag_q31',['../group__cmplx__mag.html#ga14f82f9230e9d96d5b9774e2fefcb7be',1,'arm_cmplx_mag_q31(q31_t *pSrc, q31_t *pDst, uint32_t numSamples): arm_cmplx_mag_q31.c'],['../group__cmplx__mag.html#ga14f82f9230e9d96d5b9774e2fefcb7be',1,'arm_cmplx_mag_q31(q31_t *pSrc, q31_t *pDst, uint32_t numSamples): arm_cmplx_mag_q31.c']]],
+  ['arm_5fcmplx_5fmag_5fsquared_5ff32',['arm_cmplx_mag_squared_f32',['../group__cmplx__mag__squared.html#gaa7faccc0d96b061d8b7d0d7d82045074',1,'arm_cmplx_mag_squared_f32(float32_t *pSrc, float32_t *pDst, uint32_t numSamples): arm_cmplx_mag_squared_f32.c'],['../group__cmplx__mag__squared.html#gaa7faccc0d96b061d8b7d0d7d82045074',1,'arm_cmplx_mag_squared_f32(float32_t *pSrc, float32_t *pDst, uint32_t numSamples): arm_cmplx_mag_squared_f32.c']]],
+  ['arm_5fcmplx_5fmag_5fsquared_5fq15',['arm_cmplx_mag_squared_q15',['../group__cmplx__mag__squared.html#ga45537f576102d960d467eb722b8431f2',1,'arm_cmplx_mag_squared_q15(q15_t *pSrc, q15_t *pDst, uint32_t numSamples): arm_cmplx_mag_squared_q15.c'],['../group__cmplx__mag__squared.html#ga45537f576102d960d467eb722b8431f2',1,'arm_cmplx_mag_squared_q15(q15_t *pSrc, q15_t *pDst, uint32_t numSamples): arm_cmplx_mag_squared_q15.c']]],
+  ['arm_5fcmplx_5fmag_5fsquared_5fq31',['arm_cmplx_mag_squared_q31',['../group__cmplx__mag__squared.html#ga384b0538101e8c03fa4fa14271e63b04',1,'arm_cmplx_mag_squared_q31(q31_t *pSrc, q31_t *pDst, uint32_t numSamples): arm_cmplx_mag_squared_q31.c'],['../group__cmplx__mag__squared.html#ga384b0538101e8c03fa4fa14271e63b04',1,'arm_cmplx_mag_squared_q31(q31_t *pSrc, q31_t *pDst, uint32_t numSamples): arm_cmplx_mag_squared_q31.c']]],
+  ['arm_5fcmplx_5fmult_5fcmplx_5ff32',['arm_cmplx_mult_cmplx_f32',['../group__CmplxByCmplxMult.html#ga14b47080054a1ba1250a86805be1ff6b',1,'arm_cmplx_mult_cmplx_f32(float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t numSamples): arm_cmplx_mult_cmplx_f32.c'],['../group__CmplxByCmplxMult.html#ga14b47080054a1ba1250a86805be1ff6b',1,'arm_cmplx_mult_cmplx_f32(float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t numSamples): arm_cmplx_mult_cmplx_f32.c']]],
+  ['arm_5fcmplx_5fmult_5fcmplx_5fq15',['arm_cmplx_mult_cmplx_q15',['../group__CmplxByCmplxMult.html#ga67e96abfc9c3e30efb70a2ec9d0fe7e8',1,'arm_cmplx_mult_cmplx_q15(q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t numSamples): arm_cmplx_mult_cmplx_q15.c'],['../group__CmplxByCmplxMult.html#ga67e96abfc9c3e30efb70a2ec9d0fe7e8',1,'arm_cmplx_mult_cmplx_q15(q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t numSamples): arm_cmplx_mult_cmplx_q15.c']]],
+  ['arm_5fcmplx_5fmult_5fcmplx_5fq31',['arm_cmplx_mult_cmplx_q31',['../group__CmplxByCmplxMult.html#ga1829e50993a90742de225a0ce4213838',1,'arm_cmplx_mult_cmplx_q31(q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t numSamples): arm_cmplx_mult_cmplx_q31.c'],['../group__CmplxByCmplxMult.html#ga1829e50993a90742de225a0ce4213838',1,'arm_cmplx_mult_cmplx_q31(q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t numSamples): arm_cmplx_mult_cmplx_q31.c']]],
+  ['arm_5fcmplx_5fmult_5freal_5ff32',['arm_cmplx_mult_real_f32',['../group__CmplxByRealMult.html#ga9c18616f56cb4d3c0889ce0b339221ca',1,'arm_cmplx_mult_real_f32(float32_t *pSrcCmplx, float32_t *pSrcReal, float32_t *pCmplxDst, uint32_t numSamples): arm_cmplx_mult_real_f32.c'],['../group__CmplxByRealMult.html#ga9c18616f56cb4d3c0889ce0b339221ca',1,'arm_cmplx_mult_real_f32(float32_t *pSrcCmplx, float32_t *pSrcReal, float32_t *pCmplxDst, uint32_t numSamples): arm_cmplx_mult_real_f32.c']]],
+  ['arm_5fcmplx_5fmult_5freal_5fq15',['arm_cmplx_mult_real_q15',['../group__CmplxByRealMult.html#ga3bd8889dcb45980e1d3e53344df54e85',1,'arm_cmplx_mult_real_q15(q15_t *pSrcCmplx, q15_t *pSrcReal, q15_t *pCmplxDst, uint32_t numSamples): arm_cmplx_mult_real_q15.c'],['../group__CmplxByRealMult.html#ga3bd8889dcb45980e1d3e53344df54e85',1,'arm_cmplx_mult_real_q15(q15_t *pSrcCmplx, q15_t *pSrcReal, q15_t *pCmplxDst, uint32_t numSamples): arm_cmplx_mult_real_q15.c']]],
+  ['arm_5fcmplx_5fmult_5freal_5fq31',['arm_cmplx_mult_real_q31',['../group__CmplxByRealMult.html#ga715e4bb8e945b8ca51ec5237611697ce',1,'arm_cmplx_mult_real_q31(q31_t *pSrcCmplx, q31_t *pSrcReal, q31_t *pCmplxDst, uint32_t numSamples): arm_cmplx_mult_real_q31.c'],['../group__CmplxByRealMult.html#ga715e4bb8e945b8ca51ec5237611697ce',1,'arm_cmplx_mult_real_q31(q31_t *pSrcCmplx, q31_t *pSrcReal, q31_t *pCmplxDst, uint32_t numSamples): arm_cmplx_mult_real_q31.c']]],
+  ['arm_5fcompare_5ffixed_5fq15',['arm_compare_fixed_q15',['../arm__convolution__example_2math__helper_8c.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#a64d5207c035db13cddde479317dd131e',1,'arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c']]],
+  ['arm_5fcompare_5ffixed_5fq31',['arm_compare_fixed_q31',['../arm__convolution__example_2math__helper_8c.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#a32f9f3d19e53161382c5bd39e3df50fb',1,'arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c']]],
+  ['arm_5fconv_5ff32',['arm_conv_f32',['../group__Conv.html#ga3f860dc98c6fc4cafc421e4a2aed3c89',1,'arm_conv_f32(float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst): arm_conv_f32.c'],['../group__Conv.html#ga3f860dc98c6fc4cafc421e4a2aed3c89',1,'arm_conv_f32(float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst): arm_conv_f32.c']]],
+  ['arm_5fconv_5ffast_5fopt_5fq15',['arm_conv_fast_opt_q15',['../group__Conv.html#gaf16f490d245391ec18a42adc73d6d749',1,'arm_conv_fast_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch1, q15_t *pScratch2): arm_conv_fast_opt_q15.c'],['../group__Conv.html#gaf16f490d245391ec18a42adc73d6d749',1,'arm_conv_fast_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch1, q15_t *pScratch2): arm_conv_fast_opt_q15.c']]],
+  ['arm_5fconv_5ffast_5fq15',['arm_conv_fast_q15',['../group__Conv.html#gad75ca978ce906e04abdf86a8d76306d4',1,'arm_conv_fast_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst): arm_conv_fast_q15.c'],['../group__Conv.html#gad75ca978ce906e04abdf86a8d76306d4',1,'arm_conv_fast_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst): arm_conv_fast_q15.c']]],
+  ['arm_5fconv_5ffast_5fq31',['arm_conv_fast_q31',['../group__Conv.html#ga51112dcdf9b3624eb05182cdc4da9ec0',1,'arm_conv_fast_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst): arm_conv_fast_q31.c'],['../group__Conv.html#ga51112dcdf9b3624eb05182cdc4da9ec0',1,'arm_conv_fast_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst): arm_conv_fast_q31.c']]],
+  ['arm_5fconv_5fopt_5fq15',['arm_conv_opt_q15',['../group__Conv.html#gac77dbcaef5c754cac27eab96c4753a3c',1,'arm_conv_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch1, q15_t *pScratch2): arm_conv_opt_q15.c'],['../group__Conv.html#gac77dbcaef5c754cac27eab96c4753a3c',1,'arm_conv_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch1, q15_t *pScratch2): arm_conv_opt_q15.c']]],
+  ['arm_5fconv_5fopt_5fq7',['arm_conv_opt_q7',['../group__Conv.html#ga4c7cf073e89d6d57cc4e711f078c3f68',1,'arm_conv_opt_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, q15_t *pScratch1, q15_t *pScratch2): arm_conv_opt_q7.c'],['../group__Conv.html#ga4c7cf073e89d6d57cc4e711f078c3f68',1,'arm_conv_opt_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, q15_t *pScratch1, q15_t *pScratch2): arm_conv_opt_q7.c']]],
+  ['arm_5fconv_5fpartial_5ff32',['arm_conv_partial_f32',['../group__PartialConv.html#ga16d10f32072cd79fc5fb6e785df45f5e',1,'arm_conv_partial_f32(float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_f32.c'],['../group__PartialConv.html#ga16d10f32072cd79fc5fb6e785df45f5e',1,'arm_conv_partial_f32(float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_f32.c']]],
+  ['arm_5fconv_5fpartial_5ffast_5fopt_5fq15',['arm_conv_partial_fast_opt_q15',['../group__PartialConv.html#ga3de9c4ddcc7886de25b70d875099a8d9',1,'arm_conv_partial_fast_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2): arm_conv_partial_fast_opt_q15.c'],['../group__PartialConv.html#ga3de9c4ddcc7886de25b70d875099a8d9',1,'arm_conv_partial_fast_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2): arm_conv_partial_fast_opt_q15.c']]],
+  ['arm_5fconv_5fpartial_5ffast_5fq15',['arm_conv_partial_fast_q15',['../group__PartialConv.html#ga1e4d43385cb62262a78c6752fe1fafb2',1,'arm_conv_partial_fast_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_fast_q15.c'],['../group__PartialConv.html#ga1e4d43385cb62262a78c6752fe1fafb2',1,'arm_conv_partial_fast_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_fast_q15.c']]],
+  ['arm_5fconv_5fpartial_5ffast_5fq31',['arm_conv_partial_fast_q31',['../group__PartialConv.html#ga10c5294cda8c4985386f4e3944be7650',1,'arm_conv_partial_fast_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_fast_q31.c'],['../group__PartialConv.html#ga10c5294cda8c4985386f4e3944be7650',1,'arm_conv_partial_fast_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_fast_q31.c']]],
+  ['arm_5fconv_5fpartial_5fopt_5fq15',['arm_conv_partial_opt_q15',['../group__PartialConv.html#ga834b23b4ade8682beeb55778399101f8',1,'arm_conv_partial_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2): arm_conv_partial_opt_q15.c'],['../group__PartialConv.html#ga834b23b4ade8682beeb55778399101f8',1,'arm_conv_partial_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2): arm_conv_partial_opt_q15.c']]],
+  ['arm_5fconv_5fpartial_5fopt_5fq7',['arm_conv_partial_opt_q7',['../group__PartialConv.html#ga3707e16af1435b215840006a7ab0c98f',1,'arm_conv_partial_opt_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2): arm_conv_partial_opt_q7.c'],['../group__PartialConv.html#ga3707e16af1435b215840006a7ab0c98f',1,'arm_conv_partial_opt_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, uint32_t firstIndex, uint32_t numPoints, q15_t *pScratch1, q15_t *pScratch2): arm_conv_partial_opt_q7.c']]],
+  ['arm_5fconv_5fpartial_5fq15',['arm_conv_partial_q15',['../group__PartialConv.html#ga209a2a913a0c5e5679c5988da8f46b03',1,'arm_conv_partial_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_q15.c'],['../group__PartialConv.html#ga209a2a913a0c5e5679c5988da8f46b03',1,'arm_conv_partial_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_q15.c']]],
+  ['arm_5fconv_5fpartial_5fq31',['arm_conv_partial_q31',['../group__PartialConv.html#ga78e73a5f02d103168a09821fb461e77a',1,'arm_conv_partial_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_q31.c'],['../group__PartialConv.html#ga78e73a5f02d103168a09821fb461e77a',1,'arm_conv_partial_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_q31.c']]],
+  ['arm_5fconv_5fpartial_5fq7',['arm_conv_partial_q7',['../group__PartialConv.html#ga8567259fe18396dd972242c41741ebf4',1,'arm_conv_partial_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_q7.c'],['../group__PartialConv.html#ga8567259fe18396dd972242c41741ebf4',1,'arm_conv_partial_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, uint32_t firstIndex, uint32_t numPoints): arm_conv_partial_q7.c']]],
+  ['arm_5fconv_5fq15',['arm_conv_q15',['../group__Conv.html#gaccd6a89b0ff7a94df64610598e6e6893',1,'arm_conv_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst): arm_conv_q15.c'],['../group__Conv.html#gaccd6a89b0ff7a94df64610598e6e6893',1,'arm_conv_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst): arm_conv_q15.c']]],
+  ['arm_5fconv_5fq31',['arm_conv_q31',['../group__Conv.html#ga946b58da734f1e4e78c91fcaab4b12b6',1,'arm_conv_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst): arm_conv_q31.c'],['../group__Conv.html#ga946b58da734f1e4e78c91fcaab4b12b6',1,'arm_conv_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst): arm_conv_q31.c']]],
+  ['arm_5fconv_5fq7',['arm_conv_q7',['../group__Conv.html#gae2070cb792a167e78dbad8d06b97cdab',1,'arm_conv_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst): arm_conv_q7.c'],['../group__Conv.html#gae2070cb792a167e78dbad8d06b97cdab',1,'arm_conv_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst): arm_conv_q7.c']]],
+  ['arm_5fcopy_5ff32',['arm_copy_f32',['../group__copy.html#gadd1f737e677e0e6ca31767c7001417b3',1,'arm_copy_f32(float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_copy_f32.c'],['../group__copy.html#gadd1f737e677e0e6ca31767c7001417b3',1,'arm_copy_f32(float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_copy_f32.c']]],
+  ['arm_5fcopy_5fq15',['arm_copy_q15',['../group__copy.html#ga872ca4cfc18c680b8991ccd569a5fda0',1,'arm_copy_q15(q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_copy_q15.c'],['../group__copy.html#ga872ca4cfc18c680b8991ccd569a5fda0',1,'arm_copy_q15(q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_copy_q15.c']]],
+  ['arm_5fcopy_5fq31',['arm_copy_q31',['../group__copy.html#gaddf70be7e3f87e535c324862b501f3f9',1,'arm_copy_q31(q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_copy_q31.c'],['../group__copy.html#gaddf70be7e3f87e535c324862b501f3f9',1,'arm_copy_q31(q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_copy_q31.c']]],
+  ['arm_5fcopy_5fq7',['arm_copy_q7',['../group__copy.html#ga467579beda492aa92797529d794c88fb',1,'arm_copy_q7(q7_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_copy_q7.c'],['../group__copy.html#ga467579beda492aa92797529d794c88fb',1,'arm_copy_q7(q7_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_copy_q7.c']]],
+  ['arm_5fcorrelate_5ff32',['arm_correlate_f32',['../group__Corr.html#ga22021e4222773f01e9960358a531cfb8',1,'arm_correlate_f32(float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst): arm_correlate_f32.c'],['../group__Corr.html#ga22021e4222773f01e9960358a531cfb8',1,'arm_correlate_f32(float32_t *pSrcA, uint32_t srcALen, float32_t *pSrcB, uint32_t srcBLen, float32_t *pDst): arm_correlate_f32.c']]],
+  ['arm_5fcorrelate_5ffast_5fopt_5fq15',['arm_correlate_fast_opt_q15',['../group__Corr.html#ga40a0236b17220e8e22a22b5bc1c53c6b',1,'arm_correlate_fast_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch): arm_correlate_fast_opt_q15.c'],['../group__Corr.html#ga40a0236b17220e8e22a22b5bc1c53c6b',1,'arm_correlate_fast_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch): arm_correlate_fast_opt_q15.c']]],
+  ['arm_5fcorrelate_5ffast_5fq15',['arm_correlate_fast_q15',['../group__Corr.html#gac8de3da44f58e86c2c86156276ca154f',1,'arm_correlate_fast_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst): arm_correlate_fast_q15.c'],['../group__Corr.html#gac8de3da44f58e86c2c86156276ca154f',1,'arm_correlate_fast_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst): arm_correlate_fast_q15.c']]],
+  ['arm_5fcorrelate_5ffast_5fq31',['arm_correlate_fast_q31',['../group__Corr.html#gabecd3d7b077dbbef43f93e9e037815ed',1,'arm_correlate_fast_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst): arm_correlate_fast_q31.c'],['../group__Corr.html#gabecd3d7b077dbbef43f93e9e037815ed',1,'arm_correlate_fast_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst): arm_correlate_fast_q31.c']]],
+  ['arm_5fcorrelate_5fopt_5fq15',['arm_correlate_opt_q15',['../group__Corr.html#gad71c0ec70ec69edbc48563d9a5f68451',1,'arm_correlate_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch): arm_correlate_opt_q15.c'],['../group__Corr.html#gad71c0ec70ec69edbc48563d9a5f68451',1,'arm_correlate_opt_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst, q15_t *pScratch): arm_correlate_opt_q15.c']]],
+  ['arm_5fcorrelate_5fopt_5fq7',['arm_correlate_opt_q7',['../group__Corr.html#ga746e8857cafe33ec5d6780729c18c311',1,'arm_correlate_opt_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, q15_t *pScratch1, q15_t *pScratch2): arm_correlate_opt_q7.c'],['../group__Corr.html#ga746e8857cafe33ec5d6780729c18c311',1,'arm_correlate_opt_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst, q15_t *pScratch1, q15_t *pScratch2): arm_correlate_opt_q7.c']]],
+  ['arm_5fcorrelate_5fq15',['arm_correlate_q15',['../group__Corr.html#ga5ec96b8e420d68b0e626df0812274d46',1,'arm_correlate_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst): arm_correlate_q15.c'],['../group__Corr.html#ga5ec96b8e420d68b0e626df0812274d46',1,'arm_correlate_q15(q15_t *pSrcA, uint32_t srcALen, q15_t *pSrcB, uint32_t srcBLen, q15_t *pDst): arm_correlate_q15.c']]],
+  ['arm_5fcorrelate_5fq31',['arm_correlate_q31',['../group__Corr.html#ga1367dc6c80476406c951e68d7fac4e8c',1,'arm_correlate_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst): arm_correlate_q31.c'],['../group__Corr.html#ga1367dc6c80476406c951e68d7fac4e8c',1,'arm_correlate_q31(q31_t *pSrcA, uint32_t srcALen, q31_t *pSrcB, uint32_t srcBLen, q31_t *pDst): arm_correlate_q31.c']]],
+  ['arm_5fcorrelate_5fq7',['arm_correlate_q7',['../group__Corr.html#ga284ddcc49e4ac532d52a70d0383c5992',1,'arm_correlate_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst): arm_correlate_q7.c'],['../group__Corr.html#ga284ddcc49e4ac532d52a70d0383c5992',1,'arm_correlate_q7(q7_t *pSrcA, uint32_t srcALen, q7_t *pSrcB, uint32_t srcBLen, q7_t *pDst): arm_correlate_q7.c']]],
+  ['arm_5fcos_5ff32',['arm_cos_f32',['../group__cos.html#gace15287f9c64b9b4084d1c797d4c49d8',1,'arm_cos_f32(float32_t x): arm_cos_f32.c'],['../group__cos.html#gace15287f9c64b9b4084d1c797d4c49d8',1,'arm_cos_f32(float32_t x): arm_cos_f32.c']]],
+  ['arm_5fcos_5fq15',['arm_cos_q15',['../group__cos.html#gadfd60c24def501638c0d5db20f4c869b',1,'arm_cos_q15(q15_t x): arm_cos_q15.c'],['../group__cos.html#gadfd60c24def501638c0d5db20f4c869b',1,'arm_cos_q15(q15_t x): arm_cos_q15.c']]],
+  ['arm_5fcos_5fq31',['arm_cos_q31',['../group__cos.html#gad80f121949ef885a77d83ab36e002567',1,'arm_cos_q31(q31_t x): arm_cos_q31.c'],['../group__cos.html#gad80f121949ef885a77d83ab36e002567',1,'arm_cos_q31(q31_t x): arm_cos_q31.c']]],
+  ['arm_5fdct4_5ff32',['arm_dct4_f32',['../group__DCT4__IDCT4.html#gafd538d68886848bc090ec2b0d364cc81',1,'arm_dct4_f32(const arm_dct4_instance_f32 *S, float32_t *pState, float32_t *pInlineBuffer): arm_dct4_f32.c'],['../group__DCT4__IDCT4.html#gafd538d68886848bc090ec2b0d364cc81',1,'arm_dct4_f32(const arm_dct4_instance_f32 *S, float32_t *pState, float32_t *pInlineBuffer): arm_dct4_f32.c']]],
+  ['arm_5fdct4_5finit_5ff32',['arm_dct4_init_f32',['../group__DCT4__IDCT4.html#gab094ad3bc6fa1b84e8b12a24e1850a06',1,'arm_dct4_init_f32(arm_dct4_instance_f32 *S, arm_rfft_instance_f32 *S_RFFT, arm_cfft_radix4_instance_f32 *S_CFFT, uint16_t N, uint16_t Nby2, float32_t normalize): arm_dct4_init_f32.c'],['../group__DCT4__IDCT4.html#gab094ad3bc6fa1b84e8b12a24e1850a06',1,'arm_dct4_init_f32(arm_dct4_instance_f32 *S, arm_rfft_instance_f32 *S_RFFT, arm_cfft_radix4_instance_f32 *S_CFFT, uint16_t N, uint16_t Nby2, float32_t normalize): arm_dct4_init_f32.c']]],
+  ['arm_5fdct4_5finit_5fq15',['arm_dct4_init_q15',['../group__DCT4__IDCT4.html#ga966fd1b66a80873964533703ab5dc054',1,'arm_dct4_init_q15(arm_dct4_instance_q15 *S, arm_rfft_instance_q15 *S_RFFT, arm_cfft_radix4_instance_q15 *S_CFFT, uint16_t N, uint16_t Nby2, q15_t normalize): arm_dct4_init_q15.c'],['../group__DCT4__IDCT4.html#ga966fd1b66a80873964533703ab5dc054',1,'arm_dct4_init_q15(arm_dct4_instance_q15 *S, arm_rfft_instance_q15 *S_RFFT, arm_cfft_radix4_instance_q15 *S_CFFT, uint16_t N, uint16_t Nby2, q15_t normalize): arm_dct4_init_q15.c']]],
+  ['arm_5fdct4_5finit_5fq31',['arm_dct4_init_q31',['../group__DCT4__IDCT4.html#ga631bb59c7c97c814ff7147ecba6a716a',1,'arm_dct4_init_q31(arm_dct4_instance_q31 *S, arm_rfft_instance_q31 *S_RFFT, arm_cfft_radix4_instance_q31 *S_CFFT, uint16_t N, uint16_t Nby2, q31_t normalize): arm_dct4_init_q31.c'],['../group__DCT4__IDCT4.html#ga631bb59c7c97c814ff7147ecba6a716a',1,'arm_dct4_init_q31(arm_dct4_instance_q31 *S, arm_rfft_instance_q31 *S_RFFT, arm_cfft_radix4_instance_q31 *S_CFFT, uint16_t N, uint16_t Nby2, q31_t normalize): arm_dct4_init_q31.c']]],
+  ['arm_5fdct4_5fq15',['arm_dct4_q15',['../group__DCT4__IDCT4.html#ga114cb9635059f678df291fcc887aaf2b',1,'arm_dct4_q15(const arm_dct4_instance_q15 *S, q15_t *pState, q15_t *pInlineBuffer): arm_dct4_q15.c'],['../group__DCT4__IDCT4.html#ga114cb9635059f678df291fcc887aaf2b',1,'arm_dct4_q15(const arm_dct4_instance_q15 *S, q15_t *pState, q15_t *pInlineBuffer): arm_dct4_q15.c']]],
+  ['arm_5fdct4_5fq31',['arm_dct4_q31',['../group__DCT4__IDCT4.html#gad04d0baab6ed081d8e8afe02538eb80b',1,'arm_dct4_q31(const arm_dct4_instance_q31 *S, q31_t *pState, q31_t *pInlineBuffer): arm_dct4_q31.c'],['../group__DCT4__IDCT4.html#gad04d0baab6ed081d8e8afe02538eb80b',1,'arm_dct4_q31(const arm_dct4_instance_q31 *S, q31_t *pState, q31_t *pInlineBuffer): arm_dct4_q31.c']]],
+  ['arm_5fdot_5fprod_5ff32',['arm_dot_prod_f32',['../group__dot__prod.html#ga55418d4362f6ba84c327f9b4f089a8c3',1,'arm_dot_prod_f32(float32_t *pSrcA, float32_t *pSrcB, uint32_t blockSize, float32_t *result): arm_dot_prod_f32.c'],['../group__dot__prod.html#ga55418d4362f6ba84c327f9b4f089a8c3',1,'arm_dot_prod_f32(float32_t *pSrcA, float32_t *pSrcB, uint32_t blockSize, float32_t *result): arm_dot_prod_f32.c']]],
+  ['arm_5fdot_5fprod_5fq15',['arm_dot_prod_q15',['../group__dot__prod.html#ga436d5bed28a4b73b24acbde436a3044b',1,'arm_dot_prod_q15(q15_t *pSrcA, q15_t *pSrcB, uint32_t blockSize, q63_t *result): arm_dot_prod_q15.c'],['../group__dot__prod.html#ga436d5bed28a4b73b24acbde436a3044b',1,'arm_dot_prod_q15(q15_t *pSrcA, q15_t *pSrcB, uint32_t blockSize, q63_t *result): arm_dot_prod_q15.c']]],
+  ['arm_5fdot_5fprod_5fq31',['arm_dot_prod_q31',['../group__dot__prod.html#gab15d8fa060fc85b4d948d091b7deaa11',1,'arm_dot_prod_q31(q31_t *pSrcA, q31_t *pSrcB, uint32_t blockSize, q63_t *result): arm_dot_prod_q31.c'],['../group__dot__prod.html#gab15d8fa060fc85b4d948d091b7deaa11',1,'arm_dot_prod_q31(q31_t *pSrcA, q31_t *pSrcB, uint32_t blockSize, q63_t *result): arm_dot_prod_q31.c']]],
+  ['arm_5fdot_5fprod_5fq7',['arm_dot_prod_q7',['../group__dot__prod.html#ga9c3293a50ac7ec8ba928bf8e3aaea6c1',1,'arm_dot_prod_q7(q7_t *pSrcA, q7_t *pSrcB, uint32_t blockSize, q31_t *result): arm_dot_prod_q7.c'],['../group__dot__prod.html#ga9c3293a50ac7ec8ba928bf8e3aaea6c1',1,'arm_dot_prod_q7(q7_t *pSrcA, q7_t *pSrcB, uint32_t blockSize, q31_t *result): arm_dot_prod_q7.c']]],
+  ['arm_5ffill_5ff32',['arm_fill_f32',['../group__Fill.html#ga2248e8d3901b4afb7827163132baad94',1,'arm_fill_f32(float32_t value, float32_t *pDst, uint32_t blockSize): arm_fill_f32.c'],['../group__Fill.html#ga2248e8d3901b4afb7827163132baad94',1,'arm_fill_f32(float32_t value, float32_t *pDst, uint32_t blockSize): arm_fill_f32.c']]],
+  ['arm_5ffill_5fq15',['arm_fill_q15',['../group__Fill.html#ga76b21c32a3783a2b3334d930a646e5d8',1,'arm_fill_q15(q15_t value, q15_t *pDst, uint32_t blockSize): arm_fill_q15.c'],['../group__Fill.html#ga76b21c32a3783a2b3334d930a646e5d8',1,'arm_fill_q15(q15_t value, q15_t *pDst, uint32_t blockSize): arm_fill_q15.c']]],
+  ['arm_5ffill_5fq31',['arm_fill_q31',['../group__Fill.html#ga69cc781cf337bd0a31bb85c772a35f7f',1,'arm_fill_q31(q31_t value, q31_t *pDst, uint32_t blockSize): arm_fill_q31.c'],['../group__Fill.html#ga69cc781cf337bd0a31bb85c772a35f7f',1,'arm_fill_q31(q31_t value, q31_t *pDst, uint32_t blockSize): arm_fill_q31.c']]],
+  ['arm_5ffill_5fq7',['arm_fill_q7',['../group__Fill.html#ga0465cf326ada039ed792f94b033d9ec5',1,'arm_fill_q7(q7_t value, q7_t *pDst, uint32_t blockSize): arm_fill_q7.c'],['../group__Fill.html#ga0465cf326ada039ed792f94b033d9ec5',1,'arm_fill_q7(q7_t value, q7_t *pDst, uint32_t blockSize): arm_fill_q7.c']]],
+  ['arm_5ffir_5fdecimate_5ff32',['arm_fir_decimate_f32',['../group__FIR__decimate.html#ga25aa3d58a90bf91b6a82272a0bc518f7',1,'arm_fir_decimate_f32(const arm_fir_decimate_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_fir_decimate_f32.c'],['../group__FIR__decimate.html#ga25aa3d58a90bf91b6a82272a0bc518f7',1,'arm_fir_decimate_f32(const arm_fir_decimate_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_fir_decimate_f32.c']]],
+  ['arm_5ffir_5fdecimate_5ffast_5fq15',['arm_fir_decimate_fast_q15',['../group__FIR__decimate.html#ga3f434c9a5d3b4e68061feac0714ea2ac',1,'arm_fir_decimate_fast_q15(const arm_fir_decimate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_decimate_fast_q15.c'],['../group__FIR__decimate.html#ga3f434c9a5d3b4e68061feac0714ea2ac',1,'arm_fir_decimate_fast_q15(const arm_fir_decimate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_decimate_fast_q15.c']]],
+  ['arm_5ffir_5fdecimate_5ffast_5fq31',['arm_fir_decimate_fast_q31',['../group__FIR__decimate.html#ga3c18cc3d0548a410c577f1bead9582b7',1,'arm_fir_decimate_fast_q31(arm_fir_decimate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_decimate_fast_q31.c'],['../group__FIR__decimate.html#ga3c18cc3d0548a410c577f1bead9582b7',1,'arm_fir_decimate_fast_q31(arm_fir_decimate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_decimate_fast_q31.c']]],
+  ['arm_5ffir_5fdecimate_5finit_5ff32',['arm_fir_decimate_init_f32',['../group__FIR__decimate.html#gaaa2524b08220fd6c3f753e692ffc7d3b',1,'arm_fir_decimate_init_f32(arm_fir_decimate_instance_f32 *S, uint16_t numTaps, uint8_t M, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize): arm_fir_decimate_init_f32.c'],['../group__FIR__decimate.html#gaaa2524b08220fd6c3f753e692ffc7d3b',1,'arm_fir_decimate_init_f32(arm_fir_decimate_instance_f32 *S, uint16_t numTaps, uint8_t M, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize): arm_fir_decimate_init_f32.c']]],
+  ['arm_5ffir_5fdecimate_5finit_5fq15',['arm_fir_decimate_init_q15',['../group__FIR__decimate.html#gada660e54b93d5d32178c6f5e1c6f368d',1,'arm_fir_decimate_init_q15(arm_fir_decimate_instance_q15 *S, uint16_t numTaps, uint8_t M, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize): arm_fir_decimate_init_q15.c'],['../group__FIR__decimate.html#gada660e54b93d5d32178c6f5e1c6f368d',1,'arm_fir_decimate_init_q15(arm_fir_decimate_instance_q15 *S, uint16_t numTaps, uint8_t M, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize): arm_fir_decimate_init_q15.c']]],
+  ['arm_5ffir_5fdecimate_5finit_5fq31',['arm_fir_decimate_init_q31',['../group__FIR__decimate.html#ga9ed47c4e0f58affa935d84e0508a7f39',1,'arm_fir_decimate_init_q31(arm_fir_decimate_instance_q31 *S, uint16_t numTaps, uint8_t M, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize): arm_fir_decimate_init_q31.c'],['../group__FIR__decimate.html#ga9ed47c4e0f58affa935d84e0508a7f39',1,'arm_fir_decimate_init_q31(arm_fir_decimate_instance_q31 *S, uint16_t numTaps, uint8_t M, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize): arm_fir_decimate_init_q31.c']]],
+  ['arm_5ffir_5fdecimate_5fq15',['arm_fir_decimate_q15',['../group__FIR__decimate.html#gab8bef6d0f6a26fdbfce9485727713ce5',1,'arm_fir_decimate_q15(const arm_fir_decimate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_decimate_q15.c'],['../group__FIR__decimate.html#gab8bef6d0f6a26fdbfce9485727713ce5',1,'arm_fir_decimate_q15(const arm_fir_decimate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_decimate_q15.c']]],
+  ['arm_5ffir_5fdecimate_5fq31',['arm_fir_decimate_q31',['../group__FIR__decimate.html#gaef8e86add28f15fdc5ecc484e9dd7a4e',1,'arm_fir_decimate_q31(const arm_fir_decimate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_decimate_q31.c'],['../group__FIR__decimate.html#gaef8e86add28f15fdc5ecc484e9dd7a4e',1,'arm_fir_decimate_q31(const arm_fir_decimate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_decimate_q31.c']]],
+  ['arm_5ffir_5ff32',['arm_fir_f32',['../group__FIR.html#gae8fb334ea67eb6ecbd31824ddc14cd6a',1,'arm_fir_f32(const arm_fir_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_fir_f32.c'],['../group__FIR.html#gae8fb334ea67eb6ecbd31824ddc14cd6a',1,'arm_fir_f32(const arm_fir_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_fir_f32.c']]],
+  ['arm_5ffir_5ffast_5fq15',['arm_fir_fast_q15',['../group__FIR.html#gac7d35e9472e49ccd88800f37f3476bd3',1,'arm_fir_fast_q15(const arm_fir_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_fast_q15.c'],['../group__FIR.html#gac7d35e9472e49ccd88800f37f3476bd3',1,'arm_fir_fast_q15(const arm_fir_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_fast_q15.c']]],
+  ['arm_5ffir_5ffast_5fq31',['arm_fir_fast_q31',['../group__FIR.html#ga70d11af009dcd25594c58c75cdb5d6e3',1,'arm_fir_fast_q31(const arm_fir_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_fast_q31.c'],['../group__FIR.html#ga70d11af009dcd25594c58c75cdb5d6e3',1,'arm_fir_fast_q31(const arm_fir_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_fast_q31.c']]],
+  ['arm_5ffir_5finit_5ff32',['arm_fir_init_f32',['../group__FIR.html#ga98d13def6427e29522829f945d0967db',1,'arm_fir_init_f32(arm_fir_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize): arm_fir_init_f32.c'],['../group__FIR.html#ga98d13def6427e29522829f945d0967db',1,'arm_fir_init_f32(arm_fir_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize): arm_fir_init_f32.c']]],
+  ['arm_5ffir_5finit_5fq15',['arm_fir_init_q15',['../group__FIR.html#gae2a50f692f41ba57e44ed0719b1368bd',1,'arm_fir_init_q15(arm_fir_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize): arm_fir_init_q15.c'],['../group__FIR.html#gae2a50f692f41ba57e44ed0719b1368bd',1,'arm_fir_init_q15(arm_fir_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize): arm_fir_init_q15.c']]],
+  ['arm_5ffir_5finit_5fq31',['arm_fir_init_q31',['../group__FIR.html#gac00d53af87684cbbe135767b55e748a5',1,'arm_fir_init_q31(arm_fir_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize): arm_fir_init_q31.c'],['../group__FIR.html#gac00d53af87684cbbe135767b55e748a5',1,'arm_fir_init_q31(arm_fir_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize): arm_fir_init_q31.c']]],
+  ['arm_5ffir_5finit_5fq7',['arm_fir_init_q7',['../group__FIR.html#ga88e48688224d42dc173dbcec702f0c1d',1,'arm_fir_init_q7(arm_fir_instance_q7 *S, uint16_t numTaps, q7_t *pCoeffs, q7_t *pState, uint32_t blockSize): arm_fir_init_q7.c'],['../group__FIR.html#ga88e48688224d42dc173dbcec702f0c1d',1,'arm_fir_init_q7(arm_fir_instance_q7 *S, uint16_t numTaps, q7_t *pCoeffs, q7_t *pState, uint32_t blockSize): arm_fir_init_q7.c']]],
+  ['arm_5ffir_5finterpolate_5ff32',['arm_fir_interpolate_f32',['../group__FIR__Interpolate.html#ga9cae104c5cf60b4e7671c82264a8c12e',1,'arm_fir_interpolate_f32(const arm_fir_interpolate_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_fir_interpolate_f32.c'],['../group__FIR__Interpolate.html#ga9cae104c5cf60b4e7671c82264a8c12e',1,'arm_fir_interpolate_f32(const arm_fir_interpolate_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_fir_interpolate_f32.c']]],
+  ['arm_5ffir_5finterpolate_5finit_5ff32',['arm_fir_interpolate_init_f32',['../group__FIR__Interpolate.html#ga0f857457a815946f7e4dca989ebf6ff6',1,'arm_fir_interpolate_init_f32(arm_fir_interpolate_instance_f32 *S, uint8_t L, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize): arm_fir_interpolate_init_f32.c'],['../group__FIR__Interpolate.html#ga0f857457a815946f7e4dca989ebf6ff6',1,'arm_fir_interpolate_init_f32(arm_fir_interpolate_instance_f32 *S, uint8_t L, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, uint32_t blockSize): arm_fir_interpolate_init_f32.c']]],
+  ['arm_5ffir_5finterpolate_5finit_5fq15',['arm_fir_interpolate_init_q15',['../group__FIR__Interpolate.html#ga18e8c4a74ff1d0f88876cc63f675288f',1,'arm_fir_interpolate_init_q15(arm_fir_interpolate_instance_q15 *S, uint8_t L, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize): arm_fir_interpolate_init_q15.c'],['../group__FIR__Interpolate.html#ga18e8c4a74ff1d0f88876cc63f675288f',1,'arm_fir_interpolate_init_q15(arm_fir_interpolate_instance_q15 *S, uint8_t L, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, uint32_t blockSize): arm_fir_interpolate_init_q15.c']]],
+  ['arm_5ffir_5finterpolate_5finit_5fq31',['arm_fir_interpolate_init_q31',['../group__FIR__Interpolate.html#ga9d0ba38ce9f12a850dd242731d307476',1,'arm_fir_interpolate_init_q31(arm_fir_interpolate_instance_q31 *S, uint8_t L, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize): arm_fir_interpolate_init_q31.c'],['../group__FIR__Interpolate.html#ga9d0ba38ce9f12a850dd242731d307476',1,'arm_fir_interpolate_init_q31(arm_fir_interpolate_instance_q31 *S, uint8_t L, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, uint32_t blockSize): arm_fir_interpolate_init_q31.c']]],
+  ['arm_5ffir_5finterpolate_5fq15',['arm_fir_interpolate_q15',['../group__FIR__Interpolate.html#ga7962b5f9636e54899f75d0c5936800b5',1,'arm_fir_interpolate_q15(const arm_fir_interpolate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_interpolate_q15.c'],['../group__FIR__Interpolate.html#ga7962b5f9636e54899f75d0c5936800b5',1,'arm_fir_interpolate_q15(const arm_fir_interpolate_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_interpolate_q15.c']]],
+  ['arm_5ffir_5finterpolate_5fq31',['arm_fir_interpolate_q31',['../group__FIR__Interpolate.html#gaac9c0f01ed91c53f7083995d7411f5ee',1,'arm_fir_interpolate_q31(const arm_fir_interpolate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_interpolate_q31.c'],['../group__FIR__Interpolate.html#gaac9c0f01ed91c53f7083995d7411f5ee',1,'arm_fir_interpolate_q31(const arm_fir_interpolate_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_interpolate_q31.c']]],
+  ['arm_5ffir_5flattice_5ff32',['arm_fir_lattice_f32',['../group__FIR__Lattice.html#gae63a45a63a11a65f2eae8b8b1fe370a8',1,'arm_fir_lattice_f32(const arm_fir_lattice_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_fir_lattice_f32.c'],['../group__FIR__Lattice.html#gae63a45a63a11a65f2eae8b8b1fe370a8',1,'arm_fir_lattice_f32(const arm_fir_lattice_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_fir_lattice_f32.c']]],
+  ['arm_5ffir_5flattice_5finit_5ff32',['arm_fir_lattice_init_f32',['../group__FIR__Lattice.html#ga86199a1590af2b8941c6532ee9d03229',1,'arm_fir_lattice_init_f32(arm_fir_lattice_instance_f32 *S, uint16_t numStages, float32_t *pCoeffs, float32_t *pState): arm_fir_lattice_init_f32.c'],['../group__FIR__Lattice.html#ga86199a1590af2b8941c6532ee9d03229',1,'arm_fir_lattice_init_f32(arm_fir_lattice_instance_f32 *S, uint16_t numStages, float32_t *pCoeffs, float32_t *pState): arm_fir_lattice_init_f32.c']]],
+  ['arm_5ffir_5flattice_5finit_5fq15',['arm_fir_lattice_init_q15',['../group__FIR__Lattice.html#ga1b22f30ce1cc19bf5a5d7c9fca154d72',1,'arm_fir_lattice_init_q15(arm_fir_lattice_instance_q15 *S, uint16_t numStages, q15_t *pCoeffs, q15_t *pState): arm_fir_lattice_init_q15.c'],['../group__FIR__Lattice.html#ga1b22f30ce1cc19bf5a5d7c9fca154d72',1,'arm_fir_lattice_init_q15(arm_fir_lattice_instance_q15 *S, uint16_t numStages, q15_t *pCoeffs, q15_t *pState): arm_fir_lattice_init_q15.c']]],
+  ['arm_5ffir_5flattice_5finit_5fq31',['arm_fir_lattice_init_q31',['../group__FIR__Lattice.html#gac05a17a0188bb851b58d19e572870a54',1,'arm_fir_lattice_init_q31(arm_fir_lattice_instance_q31 *S, uint16_t numStages, q31_t *pCoeffs, q31_t *pState): arm_fir_lattice_init_q31.c'],['../group__FIR__Lattice.html#gac05a17a0188bb851b58d19e572870a54',1,'arm_fir_lattice_init_q31(arm_fir_lattice_instance_q31 *S, uint16_t numStages, q31_t *pCoeffs, q31_t *pState): arm_fir_lattice_init_q31.c']]],
+  ['arm_5ffir_5flattice_5fq15',['arm_fir_lattice_q15',['../group__FIR__Lattice.html#gabb0ab07fd313b4d863070c3ddca51542',1,'arm_fir_lattice_q15(const arm_fir_lattice_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_lattice_q15.c'],['../group__FIR__Lattice.html#gabb0ab07fd313b4d863070c3ddca51542',1,'arm_fir_lattice_q15(const arm_fir_lattice_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_lattice_q15.c']]],
+  ['arm_5ffir_5flattice_5fq31',['arm_fir_lattice_q31',['../group__FIR__Lattice.html#ga2e36fd210e4a1a5dd333ce80dd6d9a88',1,'arm_fir_lattice_q31(const arm_fir_lattice_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_lattice_q31.c'],['../group__FIR__Lattice.html#ga2e36fd210e4a1a5dd333ce80dd6d9a88',1,'arm_fir_lattice_q31(const arm_fir_lattice_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_lattice_q31.c']]],
+  ['arm_5ffir_5fq15',['arm_fir_q15',['../group__FIR.html#ga262d173058d6f80fdf60404ba262a8f5',1,'arm_fir_q15(const arm_fir_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_q15.c'],['../group__FIR.html#ga262d173058d6f80fdf60404ba262a8f5',1,'arm_fir_q15(const arm_fir_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_fir_q15.c']]],
+  ['arm_5ffir_5fq31',['arm_fir_q31',['../group__FIR.html#gaadd938c68ab08967cbb5fc696f384bb5',1,'arm_fir_q31(const arm_fir_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_q31.c'],['../group__FIR.html#gaadd938c68ab08967cbb5fc696f384bb5',1,'arm_fir_q31(const arm_fir_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_fir_q31.c']]],
+  ['arm_5ffir_5fq7',['arm_fir_q7',['../group__FIR.html#ga31c91a0bf0962327ef8f626fae68ea32',1,'arm_fir_q7(const arm_fir_instance_q7 *S, q7_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_fir_q7.c'],['../group__FIR.html#ga31c91a0bf0962327ef8f626fae68ea32',1,'arm_fir_q7(const arm_fir_instance_q7 *S, q7_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_fir_q7.c']]],
+  ['arm_5ffir_5fsparse_5ff32',['arm_fir_sparse_f32',['../group__FIR__Sparse.html#ga23a9284de5ee39406713b91d18ac8838',1,'arm_fir_sparse_f32(arm_fir_sparse_instance_f32 *S, float32_t *pSrc, float32_t *pDst, float32_t *pScratchIn, uint32_t blockSize): arm_fir_sparse_f32.c'],['../group__FIR__Sparse.html#ga23a9284de5ee39406713b91d18ac8838',1,'arm_fir_sparse_f32(arm_fir_sparse_instance_f32 *S, float32_t *pSrc, float32_t *pDst, float32_t *pScratchIn, uint32_t blockSize): arm_fir_sparse_f32.c']]],
+  ['arm_5ffir_5fsparse_5finit_5ff32',['arm_fir_sparse_init_f32',['../group__FIR__Sparse.html#ga86378a08a9d9e1e0e5de77843b34d396',1,'arm_fir_sparse_init_f32(arm_fir_sparse_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize): arm_fir_sparse_init_f32.c'],['../group__FIR__Sparse.html#ga86378a08a9d9e1e0e5de77843b34d396',1,'arm_fir_sparse_init_f32(arm_fir_sparse_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize): arm_fir_sparse_init_f32.c']]],
+  ['arm_5ffir_5fsparse_5finit_5fq15',['arm_fir_sparse_init_q15',['../group__FIR__Sparse.html#ga5eaa80bf72bcccef5a2c5fc6648d1baa',1,'arm_fir_sparse_init_q15(arm_fir_sparse_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize): arm_fir_sparse_init_q15.c'],['../group__FIR__Sparse.html#ga5eaa80bf72bcccef5a2c5fc6648d1baa',1,'arm_fir_sparse_init_q15(arm_fir_sparse_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize): arm_fir_sparse_init_q15.c']]],
+  ['arm_5ffir_5fsparse_5finit_5fq31',['arm_fir_sparse_init_q31',['../group__FIR__Sparse.html#ga9a0bb2134bc85d3e55c6be6d946ee634',1,'arm_fir_sparse_init_q31(arm_fir_sparse_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize): arm_fir_sparse_init_q31.c'],['../group__FIR__Sparse.html#ga9a0bb2134bc85d3e55c6be6d946ee634',1,'arm_fir_sparse_init_q31(arm_fir_sparse_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize): arm_fir_sparse_init_q31.c']]],
+  ['arm_5ffir_5fsparse_5finit_5fq7',['arm_fir_sparse_init_q7',['../group__FIR__Sparse.html#ga98f5c1a097d4572ce4ff3b0c58ebcdbd',1,'arm_fir_sparse_init_q7(arm_fir_sparse_instance_q7 *S, uint16_t numTaps, q7_t *pCoeffs, q7_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize): arm_fir_sparse_init_q7.c'],['../group__FIR__Sparse.html#ga98f5c1a097d4572ce4ff3b0c58ebcdbd',1,'arm_fir_sparse_init_q7(arm_fir_sparse_instance_q7 *S, uint16_t numTaps, q7_t *pCoeffs, q7_t *pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize): arm_fir_sparse_init_q7.c']]],
+  ['arm_5ffir_5fsparse_5fq15',['arm_fir_sparse_q15',['../group__FIR__Sparse.html#ga2bffda2e156e72427e19276cd9c3d3cc',1,'arm_fir_sparse_q15(arm_fir_sparse_instance_q15 *S, q15_t *pSrc, q15_t *pDst, q15_t *pScratchIn, q31_t *pScratchOut, uint32_t blockSize): arm_fir_sparse_q15.c'],['../group__FIR__Sparse.html#ga2bffda2e156e72427e19276cd9c3d3cc',1,'arm_fir_sparse_q15(arm_fir_sparse_instance_q15 *S, q15_t *pSrc, q15_t *pDst, q15_t *pScratchIn, q31_t *pScratchOut, uint32_t blockSize): arm_fir_sparse_q15.c']]],
+  ['arm_5ffir_5fsparse_5fq31',['arm_fir_sparse_q31',['../group__FIR__Sparse.html#ga03e9c2f0f35ad67d20bac66be9f920ec',1,'arm_fir_sparse_q31(arm_fir_sparse_instance_q31 *S, q31_t *pSrc, q31_t *pDst, q31_t *pScratchIn, uint32_t blockSize): arm_fir_sparse_q31.c'],['../group__FIR__Sparse.html#ga03e9c2f0f35ad67d20bac66be9f920ec',1,'arm_fir_sparse_q31(arm_fir_sparse_instance_q31 *S, q31_t *pSrc, q31_t *pDst, q31_t *pScratchIn, uint32_t blockSize): arm_fir_sparse_q31.c']]],
+  ['arm_5ffir_5fsparse_5fq7',['arm_fir_sparse_q7',['../group__FIR__Sparse.html#gae86c145efc2d9ec32dc6d8c1ad2ccb3c',1,'arm_fir_sparse_q7(arm_fir_sparse_instance_q7 *S, q7_t *pSrc, q7_t *pDst, q7_t *pScratchIn, q31_t *pScratchOut, uint32_t blockSize): arm_fir_sparse_q7.c'],['../group__FIR__Sparse.html#gae86c145efc2d9ec32dc6d8c1ad2ccb3c',1,'arm_fir_sparse_q7(arm_fir_sparse_instance_q7 *S, q7_t *pSrc, q7_t *pDst, q7_t *pScratchIn, q31_t *pScratchOut, uint32_t blockSize): arm_fir_sparse_q7.c']]],
+  ['arm_5ffloat_5fto_5fq12_5f20',['arm_float_to_q12_20',['../arm__convolution__example_2math__helper_8c.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#a23f94b0fbfed6d620f38e26bc64cf2f8',1,'arm_float_to_q12_20(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c']]],
+  ['arm_5ffloat_5fto_5fq14',['arm_float_to_q14',['../arm__convolution__example_2math__helper_8c.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#a23cdb5202efd9233f4e92b5f22287eac',1,'arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples): math_helper.c']]],
+  ['arm_5ffloat_5fto_5fq15',['arm_float_to_q15',['../group__float__to__x.html#ga215456e35a18db86882e1d3f0d24e1f2',1,'arm_float_to_q15(float32_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_float_to_q15.c'],['../group__float__to__x.html#ga215456e35a18db86882e1d3f0d24e1f2',1,'arm_float_to_q15(float32_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_float_to_q15.c']]],
+  ['arm_5ffloat_5fto_5fq28',['arm_float_to_q28',['../arm__convolution__example_2math__helper_8c.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#aa1049b3adb14331612bb762237391625',1,'arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c']]],
+  ['arm_5ffloat_5fto_5fq29',['arm_float_to_q29',['../arm__convolution__example_2math__helper_8c.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#a098c587b93469a7a6bcc521d42fdf6f9',1,'arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c']]],
+  ['arm_5ffloat_5fto_5fq30',['arm_float_to_q30',['../arm__convolution__example_2math__helper_8c.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#a16764fdbc174a79f04b07032cf902079',1,'arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples): math_helper.c']]],
+  ['arm_5ffloat_5fto_5fq31',['arm_float_to_q31',['../group__float__to__x.html#ga177704107f94564e9abe4daaa36f4554',1,'arm_float_to_q31(float32_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_float_to_q31.c'],['../group__float__to__x.html#ga177704107f94564e9abe4daaa36f4554',1,'arm_float_to_q31(float32_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_float_to_q31.c']]],
+  ['arm_5ffloat_5fto_5fq7',['arm_float_to_q7',['../group__float__to__x.html#ga44a393818cdee8dce80f2d66add25411',1,'arm_float_to_q7(float32_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_float_to_q7.c'],['../group__float__to__x.html#ga44a393818cdee8dce80f2d66add25411',1,'arm_float_to_q7(float32_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_float_to_q7.c']]],
+  ['arm_5fiir_5flattice_5ff32',['arm_iir_lattice_f32',['../group__IIR__Lattice.html#ga56164a0fe48619b8ceec160347bdd2ff',1,'arm_iir_lattice_f32(const arm_iir_lattice_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_iir_lattice_f32.c'],['../group__IIR__Lattice.html#ga56164a0fe48619b8ceec160347bdd2ff',1,'arm_iir_lattice_f32(const arm_iir_lattice_instance_f32 *S, float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_iir_lattice_f32.c']]],
+  ['arm_5fiir_5flattice_5finit_5ff32',['arm_iir_lattice_init_f32',['../group__IIR__Lattice.html#gaed3b0230bb77439dc902daa625985e04',1,'arm_iir_lattice_init_f32(arm_iir_lattice_instance_f32 *S, uint16_t numStages, float32_t *pkCoeffs, float32_t *pvCoeffs, float32_t *pState, uint32_t blockSize): arm_iir_lattice_init_f32.c'],['../group__IIR__Lattice.html#gaed3b0230bb77439dc902daa625985e04',1,'arm_iir_lattice_init_f32(arm_iir_lattice_instance_f32 *S, uint16_t numStages, float32_t *pkCoeffs, float32_t *pvCoeffs, float32_t *pState, uint32_t blockSize): arm_iir_lattice_init_f32.c']]],
+  ['arm_5fiir_5flattice_5finit_5fq15',['arm_iir_lattice_init_q15',['../group__IIR__Lattice.html#ga1f4bc2dd3d5641e96815d3a5aad58998',1,'arm_iir_lattice_init_q15(arm_iir_lattice_instance_q15 *S, uint16_t numStages, q15_t *pkCoeffs, q15_t *pvCoeffs, q15_t *pState, uint32_t blockSize): arm_iir_lattice_init_q15.c'],['../group__IIR__Lattice.html#ga1f4bc2dd3d5641e96815d3a5aad58998',1,'arm_iir_lattice_init_q15(arm_iir_lattice_instance_q15 *S, uint16_t numStages, q15_t *pkCoeffs, q15_t *pvCoeffs, q15_t *pState, uint32_t blockSize): arm_iir_lattice_init_q15.c']]],
+  ['arm_5fiir_5flattice_5finit_5fq31',['arm_iir_lattice_init_q31',['../group__IIR__Lattice.html#gab686c14175581797d9c3ad7bf1d5cc1e',1,'arm_iir_lattice_init_q31(arm_iir_lattice_instance_q31 *S, uint16_t numStages, q31_t *pkCoeffs, q31_t *pvCoeffs, q31_t *pState, uint32_t blockSize): arm_iir_lattice_init_q31.c'],['../group__IIR__Lattice.html#gab686c14175581797d9c3ad7bf1d5cc1e',1,'arm_iir_lattice_init_q31(arm_iir_lattice_instance_q31 *S, uint16_t numStages, q31_t *pkCoeffs, q31_t *pvCoeffs, q31_t *pState, uint32_t blockSize): arm_iir_lattice_init_q31.c']]],
+  ['arm_5fiir_5flattice_5fq15',['arm_iir_lattice_q15',['../group__IIR__Lattice.html#gaeb9e9599a288832ed123183eaa8b294a',1,'arm_iir_lattice_q15(const arm_iir_lattice_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_iir_lattice_q15.c'],['../group__IIR__Lattice.html#gaeb9e9599a288832ed123183eaa8b294a',1,'arm_iir_lattice_q15(const arm_iir_lattice_instance_q15 *S, q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_iir_lattice_q15.c']]],
+  ['arm_5fiir_5flattice_5fq31',['arm_iir_lattice_q31',['../group__IIR__Lattice.html#ga123b26fa9156cd8d3622dd85931741ed',1,'arm_iir_lattice_q31(const arm_iir_lattice_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_iir_lattice_q31.c'],['../group__IIR__Lattice.html#ga123b26fa9156cd8d3622dd85931741ed',1,'arm_iir_lattice_q31(const arm_iir_lattice_instance_q31 *S, q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_iir_lattice_q31.c']]],
+  ['arm_5finv_5fclarke_5ff32',['arm_inv_clarke_f32',['../group__inv__clarke.html#ga945eb24e625a57c7c3be8a6e655646e3',1,'arm_math.h']]],
+  ['arm_5finv_5fclarke_5fq31',['arm_inv_clarke_q31',['../group__inv__clarke.html#ga50768ebd8b71e8988dbb804cc03a742d',1,'arm_math.h']]],
+  ['arm_5finv_5fpark_5ff32',['arm_inv_park_f32',['../group__inv__park.html#ga7ca3a87a0954ed8c9ed5a2e6f1c64f30',1,'arm_math.h']]],
+  ['arm_5finv_5fpark_5fq31',['arm_inv_park_q31',['../group__inv__park.html#ga6e00d7320aa4a85686716af8b763e08a',1,'arm_math.h']]],
+  ['arm_5flinear_5finterp_5ff32',['arm_linear_interp_f32',['../group__LinearInterpolate.html#ga790bbc697724ee432f840cfebbbae1f4',1,'arm_math.h']]],
+  ['arm_5flinear_5finterp_5fq15',['arm_linear_interp_q15',['../group__LinearInterpolate.html#ga7e5d633c26edd82e009517cd2347fb00',1,'arm_math.h']]],
+  ['arm_5flinear_5finterp_5fq31',['arm_linear_interp_q31',['../group__LinearInterpolate.html#gaad59cea673ab358888075b040bacc71f',1,'arm_math.h']]],
+  ['arm_5flinear_5finterp_5fq7',['arm_linear_interp_q7',['../group__LinearInterpolate.html#gaab750789ec9230e65c3bf544029d246f',1,'arm_math.h']]],
+  ['arm_5flms_5ff32',['arm_lms_f32',['../group__LMS.html#gae266d009e682180421601627c79a3843',1,'arm_lms_f32(const arm_lms_instance_f32 *S, float32_t *pSrc, float32_t *pRef, float32_t *pOut, float32_t *pErr, uint32_t blockSize): arm_lms_f32.c'],['../group__LMS.html#gae266d009e682180421601627c79a3843',1,'arm_lms_f32(const arm_lms_instance_f32 *S, float32_t *pSrc, float32_t *pRef, float32_t *pOut, float32_t *pErr, uint32_t blockSize): arm_lms_f32.c']]],
+  ['arm_5flms_5finit_5ff32',['arm_lms_init_f32',['../group__LMS.html#ga9fc7adca0966ff2cec1746fca8364cee',1,'arm_lms_init_f32(arm_lms_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, float32_t mu, uint32_t blockSize): arm_lms_init_f32.c'],['../group__LMS.html#ga9fc7adca0966ff2cec1746fca8364cee',1,'arm_lms_init_f32(arm_lms_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, float32_t mu, uint32_t blockSize): arm_lms_init_f32.c']]],
+  ['arm_5flms_5finit_5fq15',['arm_lms_init_q15',['../group__LMS.html#ga9544cc26f18cd4465cfbed371be822b3',1,'arm_lms_init_q15(arm_lms_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, q15_t mu, uint32_t blockSize, uint32_t postShift): arm_lms_init_q15.c'],['../group__LMS.html#ga9544cc26f18cd4465cfbed371be822b3',1,'arm_lms_init_q15(arm_lms_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, q15_t mu, uint32_t blockSize, uint32_t postShift): arm_lms_init_q15.c']]],
+  ['arm_5flms_5finit_5fq31',['arm_lms_init_q31',['../group__LMS.html#ga8d4bc251169f4b102355097a9f7530d6',1,'arm_lms_init_q31(arm_lms_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, q31_t mu, uint32_t blockSize, uint32_t postShift): arm_lms_init_q31.c'],['../group__LMS.html#ga8d4bc251169f4b102355097a9f7530d6',1,'arm_lms_init_q31(arm_lms_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, q31_t mu, uint32_t blockSize, uint32_t postShift): arm_lms_init_q31.c']]],
+  ['arm_5flms_5fnorm_5ff32',['arm_lms_norm_f32',['../group__LMS__NORM.html#ga2418c929087c6eba719758eaae3f3300',1,'arm_lms_norm_f32(arm_lms_norm_instance_f32 *S, float32_t *pSrc, float32_t *pRef, float32_t *pOut, float32_t *pErr, uint32_t blockSize): arm_lms_norm_f32.c'],['../group__LMS__NORM.html#ga2418c929087c6eba719758eaae3f3300',1,'arm_lms_norm_f32(arm_lms_norm_instance_f32 *S, float32_t *pSrc, float32_t *pRef, float32_t *pOut, float32_t *pErr, uint32_t blockSize): arm_lms_norm_f32.c']]],
+  ['arm_5flms_5fnorm_5finit_5ff32',['arm_lms_norm_init_f32',['../group__LMS__NORM.html#gac7ccbaea863882056eee815456464670',1,'arm_lms_norm_init_f32(arm_lms_norm_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, float32_t mu, uint32_t blockSize): arm_lms_norm_init_f32.c'],['../group__LMS__NORM.html#gac7ccbaea863882056eee815456464670',1,'arm_lms_norm_init_f32(arm_lms_norm_instance_f32 *S, uint16_t numTaps, float32_t *pCoeffs, float32_t *pState, float32_t mu, uint32_t blockSize): arm_lms_norm_init_f32.c']]],
+  ['arm_5flms_5fnorm_5finit_5fq15',['arm_lms_norm_init_q15',['../group__LMS__NORM.html#ga213ab1ee2e154cc2fa30d667b1994b89',1,'arm_lms_norm_init_q15(arm_lms_norm_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, q15_t mu, uint32_t blockSize, uint8_t postShift): arm_lms_norm_init_q15.c'],['../group__LMS__NORM.html#ga213ab1ee2e154cc2fa30d667b1994b89',1,'arm_lms_norm_init_q15(arm_lms_norm_instance_q15 *S, uint16_t numTaps, q15_t *pCoeffs, q15_t *pState, q15_t mu, uint32_t blockSize, uint8_t postShift): arm_lms_norm_init_q15.c']]],
+  ['arm_5flms_5fnorm_5finit_5fq31',['arm_lms_norm_init_q31',['../group__LMS__NORM.html#ga1d9659dbbea4c89a7a9d14d5fc0dd490',1,'arm_lms_norm_init_q31(arm_lms_norm_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, q31_t mu, uint32_t blockSize, uint8_t postShift): arm_lms_norm_init_q31.c'],['../group__LMS__NORM.html#ga1d9659dbbea4c89a7a9d14d5fc0dd490',1,'arm_lms_norm_init_q31(arm_lms_norm_instance_q31 *S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, q31_t mu, uint32_t blockSize, uint8_t postShift): arm_lms_norm_init_q31.c']]],
+  ['arm_5flms_5fnorm_5fq15',['arm_lms_norm_q15',['../group__LMS__NORM.html#gad47486a399dedb0bc85a5990ec5cf981',1,'arm_lms_norm_q15(arm_lms_norm_instance_q15 *S, q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize): arm_lms_norm_q15.c'],['../group__LMS__NORM.html#gad47486a399dedb0bc85a5990ec5cf981',1,'arm_lms_norm_q15(arm_lms_norm_instance_q15 *S, q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize): arm_lms_norm_q15.c']]],
+  ['arm_5flms_5fnorm_5fq31',['arm_lms_norm_q31',['../group__LMS__NORM.html#ga7128775e99817c183a7d7ad34e8b6e05',1,'arm_lms_norm_q31(arm_lms_norm_instance_q31 *S, q31_t *pSrc, q31_t *pRef, q31_t *pOut, q31_t *pErr, uint32_t blockSize): arm_lms_norm_q31.c'],['../group__LMS__NORM.html#ga7128775e99817c183a7d7ad34e8b6e05',1,'arm_lms_norm_q31(arm_lms_norm_instance_q31 *S, q31_t *pSrc, q31_t *pRef, q31_t *pOut, q31_t *pErr, uint32_t blockSize): arm_lms_norm_q31.c']]],
+  ['arm_5flms_5fq15',['arm_lms_q15',['../group__LMS.html#gacde16c17eb75979f81b34e2e2a58c7ac',1,'arm_lms_q15(const arm_lms_instance_q15 *S, q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize): arm_lms_q15.c'],['../group__LMS.html#gacde16c17eb75979f81b34e2e2a58c7ac',1,'arm_lms_q15(const arm_lms_instance_q15 *S, q15_t *pSrc, q15_t *pRef, q15_t *pOut, q15_t *pErr, uint32_t blockSize): arm_lms_q15.c']]],
+  ['arm_5flms_5fq31',['arm_lms_q31',['../group__LMS.html#ga6a0abfe6041253a6f91c63b383a64257',1,'arm_lms_q31(const arm_lms_instance_q31 *S, q31_t *pSrc, q31_t *pRef, q31_t *pOut, q31_t *pErr, uint32_t blockSize): arm_lms_q31.c'],['../group__LMS.html#ga6a0abfe6041253a6f91c63b383a64257',1,'arm_lms_q31(const arm_lms_instance_q31 *S, q31_t *pSrc, q31_t *pRef, q31_t *pOut, q31_t *pErr, uint32_t blockSize): arm_lms_q31.c']]],
+  ['arm_5fmat_5fadd_5ff32',['arm_mat_add_f32',['../group__MatrixAdd.html#ga04bbf64a5f9c9e57dd1efb26a768aba1',1,'arm_mat_add_f32(const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst): arm_mat_add_f32.c'],['../group__MatrixAdd.html#ga04bbf64a5f9c9e57dd1efb26a768aba1',1,'arm_mat_add_f32(const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst): arm_mat_add_f32.c']]],
+  ['arm_5fmat_5fadd_5fq15',['arm_mat_add_q15',['../group__MatrixAdd.html#ga147e90b7c12a162735ab8824127a33ee',1,'arm_mat_add_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst): arm_mat_add_q15.c'],['../group__MatrixAdd.html#ga147e90b7c12a162735ab8824127a33ee',1,'arm_mat_add_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst): arm_mat_add_q15.c']]],
+  ['arm_5fmat_5fadd_5fq31',['arm_mat_add_q31',['../group__MatrixAdd.html#ga7d9d7d81a0832a17b831aad1e4a5dc16',1,'arm_mat_add_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_add_q31.c'],['../group__MatrixAdd.html#ga7d9d7d81a0832a17b831aad1e4a5dc16',1,'arm_mat_add_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_add_q31.c']]],
+  ['arm_5fmat_5fcmplx_5fmult_5ff32',['arm_mat_cmplx_mult_f32',['../group__CmplxMatrixMult.html#ga1adb839ac84445b8c2f04efa43faef35',1,'arm_mat_cmplx_mult_f32(const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst): arm_mat_cmplx_mult_f32.c'],['../group__CmplxMatrixMult.html#ga1adb839ac84445b8c2f04efa43faef35',1,'arm_mat_cmplx_mult_f32(const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst): arm_mat_cmplx_mult_f32.c']]],
+  ['arm_5fmat_5fcmplx_5fmult_5fq15',['arm_mat_cmplx_mult_q15',['../group__CmplxMatrixMult.html#ga63066615e7d6f6a44f4358725092419e',1,'arm_mat_cmplx_mult_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pScratch): arm_mat_cmplx_mult_q15.c'],['../group__CmplxMatrixMult.html#ga63066615e7d6f6a44f4358725092419e',1,'arm_mat_cmplx_mult_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pScratch): arm_mat_cmplx_mult_q15.c']]],
+  ['arm_5fmat_5fcmplx_5fmult_5fq31',['arm_mat_cmplx_mult_q31',['../group__CmplxMatrixMult.html#gaaf3c0b171ca8412c77bab9fa90804737',1,'arm_mat_cmplx_mult_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_cmplx_mult_q31.c'],['../group__CmplxMatrixMult.html#gaaf3c0b171ca8412c77bab9fa90804737',1,'arm_mat_cmplx_mult_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_cmplx_mult_q31.c']]],
+  ['arm_5fmat_5finit_5ff32',['arm_mat_init_f32',['../group__MatrixInit.html#ga11e3dc41592a6401c13182fef9416a27',1,'arm_mat_init_f32(arm_matrix_instance_f32 *S, uint16_t nRows, uint16_t nColumns, float32_t *pData): arm_mat_init_f32.c'],['../group__MatrixInit.html#ga11e3dc41592a6401c13182fef9416a27',1,'arm_mat_init_f32(arm_matrix_instance_f32 *S, uint16_t nRows, uint16_t nColumns, float32_t *pData): arm_mat_init_f32.c']]],
+  ['arm_5fmat_5finit_5fq15',['arm_mat_init_q15',['../group__MatrixInit.html#ga31a7c2b991803d49719393eb2d53dc26',1,'arm_mat_init_q15(arm_matrix_instance_q15 *S, uint16_t nRows, uint16_t nColumns, q15_t *pData): arm_mat_init_q15.c'],['../group__MatrixInit.html#ga31a7c2b991803d49719393eb2d53dc26',1,'arm_mat_init_q15(arm_matrix_instance_q15 *S, uint16_t nRows, uint16_t nColumns, q15_t *pData): arm_mat_init_q15.c']]],
+  ['arm_5fmat_5finit_5fq31',['arm_mat_init_q31',['../group__MatrixInit.html#ga48a5e5d37e1f062cc57fcfaf683343cc',1,'arm_mat_init_q31(arm_matrix_instance_q31 *S, uint16_t nRows, uint16_t nColumns, q31_t *pData): arm_mat_init_q31.c'],['../group__MatrixInit.html#ga48a5e5d37e1f062cc57fcfaf683343cc',1,'arm_mat_init_q31(arm_matrix_instance_q31 *S, uint16_t nRows, uint16_t nColumns, q31_t *pData): arm_mat_init_q31.c']]],
+  ['arm_5fmat_5finverse_5ff32',['arm_mat_inverse_f32',['../group__MatrixInv.html#ga542be7aabbf7a2297a4b62cf212910e3',1,'arm_mat_inverse_f32(const arm_matrix_instance_f32 *src, arm_matrix_instance_f32 *dst): arm_mat_inverse_f32.c'],['../group__MatrixInv.html#ga542be7aabbf7a2297a4b62cf212910e3',1,'arm_mat_inverse_f32(const arm_matrix_instance_f32 *pSrc, arm_matrix_instance_f32 *pDst): arm_mat_inverse_f32.c']]],
+  ['arm_5fmat_5finverse_5ff64',['arm_mat_inverse_f64',['../group__MatrixInv.html#gaede2367c02df083cc915ddd5d8fae838',1,'arm_mat_inverse_f64(const arm_matrix_instance_f64 *src, arm_matrix_instance_f64 *dst): arm_mat_inverse_f64.c'],['../group__MatrixInv.html#gaede2367c02df083cc915ddd5d8fae838',1,'arm_mat_inverse_f64(const arm_matrix_instance_f64 *pSrc, arm_matrix_instance_f64 *pDst): arm_mat_inverse_f64.c']]],
+  ['arm_5fmat_5fmult_5ff32',['arm_mat_mult_f32',['../group__MatrixMult.html#ga917bf0270310c1d3f0eda1fc7c0026a0',1,'arm_mat_mult_f32(const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst): arm_mat_mult_f32.c'],['../group__MatrixMult.html#ga917bf0270310c1d3f0eda1fc7c0026a0',1,'arm_mat_mult_f32(const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst): arm_mat_mult_f32.c']]],
+  ['arm_5fmat_5fmult_5ffast_5fq15',['arm_mat_mult_fast_q15',['../group__MatrixMult.html#ga08f37d93a5bfef0c5000dc5e0a411f93',1,'arm_mat_mult_fast_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pState): arm_mat_mult_fast_q15.c'],['../group__MatrixMult.html#ga08f37d93a5bfef0c5000dc5e0a411f93',1,'arm_mat_mult_fast_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pState): arm_mat_mult_fast_q15.c']]],
+  ['arm_5fmat_5fmult_5ffast_5fq31',['arm_mat_mult_fast_q31',['../group__MatrixMult.html#ga2785e8c1b785348b0c439b56aaf585a3',1,'arm_mat_mult_fast_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_mult_fast_q31.c'],['../group__MatrixMult.html#ga2785e8c1b785348b0c439b56aaf585a3',1,'arm_mat_mult_fast_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_mult_fast_q31.c']]],
+  ['arm_5fmat_5fmult_5fq15',['arm_mat_mult_q15',['../group__MatrixMult.html#ga7521d59196189bb6dde26e8cdfb66e21',1,'arm_mat_mult_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pState): arm_mat_mult_q15.c'],['../group__MatrixMult.html#ga7521d59196189bb6dde26e8cdfb66e21',1,'arm_mat_mult_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst, q15_t *pState): arm_mat_mult_q15.c']]],
+  ['arm_5fmat_5fmult_5fq31',['arm_mat_mult_q31',['../group__MatrixMult.html#ga2ec612a8c2c4916477fb9bc1ab548a6e',1,'arm_mat_mult_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_mult_q31.c'],['../group__MatrixMult.html#ga2ec612a8c2c4916477fb9bc1ab548a6e',1,'arm_mat_mult_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_mult_q31.c']]],
+  ['arm_5fmat_5fscale_5ff32',['arm_mat_scale_f32',['../group__MatrixScale.html#ga9cb4e385b18c9a0b9cbc940c1067ca12',1,'arm_mat_scale_f32(const arm_matrix_instance_f32 *pSrc, float32_t scale, arm_matrix_instance_f32 *pDst): arm_mat_scale_f32.c'],['../group__MatrixScale.html#ga9cb4e385b18c9a0b9cbc940c1067ca12',1,'arm_mat_scale_f32(const arm_matrix_instance_f32 *pSrc, float32_t scale, arm_matrix_instance_f32 *pDst): arm_mat_scale_f32.c']]],
+  ['arm_5fmat_5fscale_5fq15',['arm_mat_scale_q15',['../group__MatrixScale.html#ga7521769e2cf1c3d9c4656138cd2ae2ca',1,'arm_mat_scale_q15(const arm_matrix_instance_q15 *pSrc, q15_t scaleFract, int32_t shift, arm_matrix_instance_q15 *pDst): arm_mat_scale_q15.c'],['../group__MatrixScale.html#ga7521769e2cf1c3d9c4656138cd2ae2ca',1,'arm_mat_scale_q15(const arm_matrix_instance_q15 *pSrc, q15_t scaleFract, int32_t shift, arm_matrix_instance_q15 *pDst): arm_mat_scale_q15.c']]],
+  ['arm_5fmat_5fscale_5fq31',['arm_mat_scale_q31',['../group__MatrixScale.html#ga609743821ee81fa8c34c4bcdc1ed9744',1,'arm_mat_scale_q31(const arm_matrix_instance_q31 *pSrc, q31_t scaleFract, int32_t shift, arm_matrix_instance_q31 *pDst): arm_mat_scale_q31.c'],['../group__MatrixScale.html#ga609743821ee81fa8c34c4bcdc1ed9744',1,'arm_mat_scale_q31(const arm_matrix_instance_q31 *pSrc, q31_t scaleFract, int32_t shift, arm_matrix_instance_q31 *pDst): arm_mat_scale_q31.c']]],
+  ['arm_5fmat_5fsub_5ff32',['arm_mat_sub_f32',['../group__MatrixSub.html#gac8b72fb70246ccfee3b372002345732c',1,'arm_mat_sub_f32(const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst): arm_mat_sub_f32.c'],['../group__MatrixSub.html#gac8b72fb70246ccfee3b372002345732c',1,'arm_mat_sub_f32(const arm_matrix_instance_f32 *pSrcA, const arm_matrix_instance_f32 *pSrcB, arm_matrix_instance_f32 *pDst): arm_mat_sub_f32.c']]],
+  ['arm_5fmat_5fsub_5fq15',['arm_mat_sub_q15',['../group__MatrixSub.html#gaf647776a425b7f9dd0aca3e11d81f02f',1,'arm_mat_sub_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst): arm_mat_sub_q15.c'],['../group__MatrixSub.html#gaf647776a425b7f9dd0aca3e11d81f02f',1,'arm_mat_sub_q15(const arm_matrix_instance_q15 *pSrcA, const arm_matrix_instance_q15 *pSrcB, arm_matrix_instance_q15 *pDst): arm_mat_sub_q15.c']]],
+  ['arm_5fmat_5fsub_5fq31',['arm_mat_sub_q31',['../group__MatrixSub.html#ga39f42e0e3b7f115fbb909d6ff4e1329d',1,'arm_mat_sub_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_sub_q31.c'],['../group__MatrixSub.html#ga39f42e0e3b7f115fbb909d6ff4e1329d',1,'arm_mat_sub_q31(const arm_matrix_instance_q31 *pSrcA, const arm_matrix_instance_q31 *pSrcB, arm_matrix_instance_q31 *pDst): arm_mat_sub_q31.c']]],
+  ['arm_5fmat_5ftrans_5ff32',['arm_mat_trans_f32',['../group__MatrixTrans.html#gad7dd9f108429da13d3864696ceeec789',1,'arm_mat_trans_f32(const arm_matrix_instance_f32 *pSrc, arm_matrix_instance_f32 *pDst): arm_mat_trans_f32.c'],['../group__MatrixTrans.html#gad7dd9f108429da13d3864696ceeec789',1,'arm_mat_trans_f32(const arm_matrix_instance_f32 *pSrc, arm_matrix_instance_f32 *pDst): arm_mat_trans_f32.c']]],
+  ['arm_5fmat_5ftrans_5fq15',['arm_mat_trans_q15',['../group__MatrixTrans.html#ga4f4f821cc695fd0ef9061d702e08050a',1,'arm_mat_trans_q15(const arm_matrix_instance_q15 *pSrc, arm_matrix_instance_q15 *pDst): arm_mat_trans_q15.c'],['../group__MatrixTrans.html#ga4f4f821cc695fd0ef9061d702e08050a',1,'arm_mat_trans_q15(const arm_matrix_instance_q15 *pSrc, arm_matrix_instance_q15 *pDst): arm_mat_trans_q15.c']]],
+  ['arm_5fmat_5ftrans_5fq31',['arm_mat_trans_q31',['../group__MatrixTrans.html#ga30a4d49489ac67ff98a46b9f58f73bf1',1,'arm_mat_trans_q31(const arm_matrix_instance_q31 *pSrc, arm_matrix_instance_q31 *pDst): arm_mat_trans_q31.c'],['../group__MatrixTrans.html#ga30a4d49489ac67ff98a46b9f58f73bf1',1,'arm_mat_trans_q31(const arm_matrix_instance_q31 *pSrc, arm_matrix_instance_q31 *pDst): arm_mat_trans_q31.c']]],
+  ['arm_5fmax_5ff32',['arm_max_f32',['../group__Max.html#ga5b89d1b04575aeec494f678695fb87d8',1,'arm_max_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult, uint32_t *pIndex): arm_max_f32.c'],['../group__Max.html#ga5b89d1b04575aeec494f678695fb87d8',1,'arm_max_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult, uint32_t *pIndex): arm_max_f32.c']]],
+  ['arm_5fmax_5fq15',['arm_max_q15',['../group__Max.html#gac132856c68f4bf2a056eaad5921c7880',1,'arm_max_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult, uint32_t *pIndex): arm_max_q15.c'],['../group__Max.html#gac132856c68f4bf2a056eaad5921c7880',1,'arm_max_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult, uint32_t *pIndex): arm_max_q15.c']]],
+  ['arm_5fmax_5fq31',['arm_max_q31',['../group__Max.html#gaff7cbd4e955382def06724cc4cc85795',1,'arm_max_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult, uint32_t *pIndex): arm_max_q31.c'],['../group__Max.html#gaff7cbd4e955382def06724cc4cc85795',1,'arm_max_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult, uint32_t *pIndex): arm_max_q31.c']]],
+  ['arm_5fmax_5fq7',['arm_max_q7',['../group__Max.html#ga6afd64d381b5c232de59163ebfe71e35',1,'arm_max_q7(q7_t *pSrc, uint32_t blockSize, q7_t *pResult, uint32_t *pIndex): arm_max_q7.c'],['../group__Max.html#ga6afd64d381b5c232de59163ebfe71e35',1,'arm_max_q7(q7_t *pSrc, uint32_t blockSize, q7_t *pResult, uint32_t *pIndex): arm_max_q7.c']]],
+  ['arm_5fmean_5ff32',['arm_mean_f32',['../group__mean.html#ga74ce08c49ab61e57bd50c3a0ca1fdb2b',1,'arm_mean_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_mean_f32.c'],['../group__mean.html#ga74ce08c49ab61e57bd50c3a0ca1fdb2b',1,'arm_mean_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_mean_f32.c']]],
+  ['arm_5fmean_5fq15',['arm_mean_q15',['../group__mean.html#gac882495d5f098819fd3939c1ef7795b3',1,'arm_mean_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult): arm_mean_q15.c'],['../group__mean.html#gac882495d5f098819fd3939c1ef7795b3',1,'arm_mean_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult): arm_mean_q15.c']]],
+  ['arm_5fmean_5fq31',['arm_mean_q31',['../group__mean.html#gacf2526d8c2d75e486e8f0b0e31877ad0',1,'arm_mean_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_mean_q31.c'],['../group__mean.html#gacf2526d8c2d75e486e8f0b0e31877ad0',1,'arm_mean_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_mean_q31.c']]],
+  ['arm_5fmean_5fq7',['arm_mean_q7',['../group__mean.html#gaebc707ee539020357c25da4c75b52eb7',1,'arm_mean_q7(q7_t *pSrc, uint32_t blockSize, q7_t *pResult): arm_mean_q7.c'],['../group__mean.html#gaebc707ee539020357c25da4c75b52eb7',1,'arm_mean_q7(q7_t *pSrc, uint32_t blockSize, q7_t *pResult): arm_mean_q7.c']]],
+  ['arm_5fmin_5ff32',['arm_min_f32',['../group__Min.html#gaf62b1673740fc516ea64daf777b7d74a',1,'arm_min_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult, uint32_t *pIndex): arm_min_f32.c'],['../group__Min.html#gaf62b1673740fc516ea64daf777b7d74a',1,'arm_min_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult, uint32_t *pIndex): arm_min_f32.c']]],
+  ['arm_5fmin_5fq15',['arm_min_q15',['../group__Min.html#gad065e37535ebb726750ac1545cb3fa6f',1,'arm_min_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult, uint32_t *pIndex): arm_min_q15.c'],['../group__Min.html#gad065e37535ebb726750ac1545cb3fa6f',1,'arm_min_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult, uint32_t *pIndex): arm_min_q15.c']]],
+  ['arm_5fmin_5fq31',['arm_min_q31',['../group__Min.html#gab20faeceb5ff5d2d9dd628c2ecf41303',1,'arm_min_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult, uint32_t *pIndex): arm_min_q31.c'],['../group__Min.html#gab20faeceb5ff5d2d9dd628c2ecf41303',1,'arm_min_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult, uint32_t *pIndex): arm_min_q31.c']]],
+  ['arm_5fmin_5fq7',['arm_min_q7',['../group__Min.html#ga3631d38ac8d715fc14f6f1b343f4c4ed',1,'arm_min_q7(q7_t *pSrc, uint32_t blockSize, q7_t *result, uint32_t *index): arm_min_q7.c'],['../group__Min.html#ga3631d38ac8d715fc14f6f1b343f4c4ed',1,'arm_min_q7(q7_t *pSrc, uint32_t blockSize, q7_t *pResult, uint32_t *pIndex): arm_min_q7.c']]],
+  ['arm_5fmult_5ff32',['arm_mult_f32',['../group__BasicMult.html#gaca3f0b8227da431ab29225b88888aa32',1,'arm_mult_f32(float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize): arm_mult_f32.c'],['../group__BasicMult.html#gaca3f0b8227da431ab29225b88888aa32',1,'arm_mult_f32(float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize): arm_mult_f32.c']]],
+  ['arm_5fmult_5fq15',['arm_mult_q15',['../group__BasicMult.html#gafb0778d27ed98a2a6f2ecb7d48cc8c75',1,'arm_mult_q15(q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize): arm_mult_q15.c'],['../group__BasicMult.html#gafb0778d27ed98a2a6f2ecb7d48cc8c75',1,'arm_mult_q15(q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize): arm_mult_q15.c']]],
+  ['arm_5fmult_5fq31',['arm_mult_q31',['../group__BasicMult.html#ga3528c0f54a0607acc603f0490d3ca6c6',1,'arm_mult_q31(q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize): arm_mult_q31.c'],['../group__BasicMult.html#ga3528c0f54a0607acc603f0490d3ca6c6',1,'arm_mult_q31(q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize): arm_mult_q31.c']]],
+  ['arm_5fmult_5fq7',['arm_mult_q7',['../group__BasicMult.html#ga16677275ed83ff0878da531e875c27ef',1,'arm_mult_q7(q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize): arm_mult_q7.c'],['../group__BasicMult.html#ga16677275ed83ff0878da531e875c27ef',1,'arm_mult_q7(q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize): arm_mult_q7.c']]],
+  ['arm_5fnegate_5ff32',['arm_negate_f32',['../group__negate.html#ga2e169c4de6cc6e3ba4be9473531e6657',1,'arm_negate_f32(float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_negate_f32.c'],['../group__negate.html#ga2e169c4de6cc6e3ba4be9473531e6657',1,'arm_negate_f32(float32_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_negate_f32.c']]],
+  ['arm_5fnegate_5fq15',['arm_negate_q15',['../group__negate.html#ga0239a833d72cf00290b9723c394e5042',1,'arm_negate_q15(q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_negate_q15.c'],['../group__negate.html#ga0239a833d72cf00290b9723c394e5042',1,'arm_negate_q15(q15_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_negate_q15.c']]],
+  ['arm_5fnegate_5fq31',['arm_negate_q31',['../group__negate.html#ga2784c6887686a73dc7c364e2e41c776c',1,'arm_negate_q31(q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_negate_q31.c'],['../group__negate.html#ga2784c6887686a73dc7c364e2e41c776c',1,'arm_negate_q31(q31_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_negate_q31.c']]],
+  ['arm_5fnegate_5fq7',['arm_negate_q7',['../group__negate.html#gaae78fc079a43bdaa3055f9b32e2a1f4c',1,'arm_negate_q7(q7_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_negate_q7.c'],['../group__negate.html#gaae78fc079a43bdaa3055f9b32e2a1f4c',1,'arm_negate_q7(q7_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_negate_q7.c']]],
+  ['arm_5foffset_5ff32',['arm_offset_f32',['../group__offset.html#ga989dfae15235799d82f62ef9d356abb4',1,'arm_offset_f32(float32_t *pSrc, float32_t offset, float32_t *pDst, uint32_t blockSize): arm_offset_f32.c'],['../group__offset.html#ga989dfae15235799d82f62ef9d356abb4',1,'arm_offset_f32(float32_t *pSrc, float32_t offset, float32_t *pDst, uint32_t blockSize): arm_offset_f32.c']]],
+  ['arm_5foffset_5fq15',['arm_offset_q15',['../group__offset.html#gab4c1d2391b599549e5a06fdfbc2747bf',1,'arm_offset_q15(q15_t *pSrc, q15_t offset, q15_t *pDst, uint32_t blockSize): arm_offset_q15.c'],['../group__offset.html#gab4c1d2391b599549e5a06fdfbc2747bf',1,'arm_offset_q15(q15_t *pSrc, q15_t offset, q15_t *pDst, uint32_t blockSize): arm_offset_q15.c']]],
+  ['arm_5foffset_5fq31',['arm_offset_q31',['../group__offset.html#gac84ec42cbbebc5c197a87d0221819acf',1,'arm_offset_q31(q31_t *pSrc, q31_t offset, q31_t *pDst, uint32_t blockSize): arm_offset_q31.c'],['../group__offset.html#gac84ec42cbbebc5c197a87d0221819acf',1,'arm_offset_q31(q31_t *pSrc, q31_t offset, q31_t *pDst, uint32_t blockSize): arm_offset_q31.c']]],
+  ['arm_5foffset_5fq7',['arm_offset_q7',['../group__offset.html#ga00bd9cc17c5bf905e76c91ad50886393',1,'arm_offset_q7(q7_t *pSrc, q7_t offset, q7_t *pDst, uint32_t blockSize): arm_offset_q7.c'],['../group__offset.html#ga00bd9cc17c5bf905e76c91ad50886393',1,'arm_offset_q7(q7_t *pSrc, q7_t offset, q7_t *pDst, uint32_t blockSize): arm_offset_q7.c']]],
+  ['arm_5fpark_5ff32',['arm_park_f32',['../group__park.html#gae24bf07174d3b8dddcf30d8c8d8e7fbb',1,'arm_math.h']]],
+  ['arm_5fpark_5fq31',['arm_park_q31',['../group__park.html#ga5630ed3715091f2795ee10df34672523',1,'arm_math.h']]],
+  ['arm_5fpid_5ff32',['arm_pid_f32',['../group__PID.html#ga9380d08046dd7ec2f5015f569206b9ce',1,'arm_math.h']]],
+  ['arm_5fpid_5finit_5ff32',['arm_pid_init_f32',['../group__PID.html#gae31536b19b82b93ed184fb1ab73cfcb3',1,'arm_pid_init_f32(arm_pid_instance_f32 *S, int32_t resetStateFlag): arm_pid_init_f32.c'],['../group__PID.html#gae31536b19b82b93ed184fb1ab73cfcb3',1,'arm_pid_init_f32(arm_pid_instance_f32 *S, int32_t resetStateFlag): arm_pid_init_f32.c']]],
+  ['arm_5fpid_5finit_5fq15',['arm_pid_init_q15',['../group__PID.html#ga2cb1e3d3ebb167348fdabec74653d5c3',1,'arm_pid_init_q15(arm_pid_instance_q15 *S, int32_t resetStateFlag): arm_pid_init_q15.c'],['../group__PID.html#ga2cb1e3d3ebb167348fdabec74653d5c3',1,'arm_pid_init_q15(arm_pid_instance_q15 *S, int32_t resetStateFlag): arm_pid_init_q15.c']]],
+  ['arm_5fpid_5finit_5fq31',['arm_pid_init_q31',['../group__PID.html#gad9d88485234fa9460b1ce9e64989ac86',1,'arm_pid_init_q31(arm_pid_instance_q31 *S, int32_t resetStateFlag): arm_pid_init_q31.c'],['../group__PID.html#gad9d88485234fa9460b1ce9e64989ac86',1,'arm_pid_init_q31(arm_pid_instance_q31 *S, int32_t resetStateFlag): arm_pid_init_q31.c']]],
+  ['arm_5fpid_5fq15',['arm_pid_q15',['../group__PID.html#gad466471a6b0f8fc570b8b8fc34ac79fa',1,'arm_math.h']]],
+  ['arm_5fpid_5fq31',['arm_pid_q31',['../group__PID.html#ga82bc0813c007d50ce308b9b0bf3c76e2',1,'arm_math.h']]],
+  ['arm_5fpid_5freset_5ff32',['arm_pid_reset_f32',['../group__PID.html#ga9ec860bcb6f8ca31205bf0f1b51ab723',1,'arm_pid_reset_f32(arm_pid_instance_f32 *S): arm_pid_reset_f32.c'],['../group__PID.html#ga9ec860bcb6f8ca31205bf0f1b51ab723',1,'arm_pid_reset_f32(arm_pid_instance_f32 *S): arm_pid_reset_f32.c']]],
+  ['arm_5fpid_5freset_5fq15',['arm_pid_reset_q15',['../group__PID.html#ga408566dacb4fa6e0458b2c75672e525f',1,'arm_pid_reset_q15(arm_pid_instance_q15 *S): arm_pid_reset_q15.c'],['../group__PID.html#ga408566dacb4fa6e0458b2c75672e525f',1,'arm_pid_reset_q15(arm_pid_instance_q15 *S): arm_pid_reset_q15.c']]],
+  ['arm_5fpid_5freset_5fq31',['arm_pid_reset_q31',['../group__PID.html#gaeecbacd3fb37c608ec25474d3a0dffa9',1,'arm_pid_reset_q31(arm_pid_instance_q31 *S): arm_pid_reset_q31.c'],['../group__PID.html#gaeecbacd3fb37c608ec25474d3a0dffa9',1,'arm_pid_reset_q31(arm_pid_instance_q31 *S): arm_pid_reset_q31.c']]],
+  ['arm_5fpower_5ff32',['arm_power_f32',['../group__power.html#ga993c00dd7f661d66bdb6e58426e893aa',1,'arm_power_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_power_f32.c'],['../group__power.html#ga993c00dd7f661d66bdb6e58426e893aa',1,'arm_power_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_power_f32.c']]],
+  ['arm_5fpower_5fq15',['arm_power_q15',['../group__power.html#ga7050c04b7515e01a75c38f1abbaf71ba',1,'arm_power_q15(q15_t *pSrc, uint32_t blockSize, q63_t *pResult): arm_power_q15.c'],['../group__power.html#ga7050c04b7515e01a75c38f1abbaf71ba',1,'arm_power_q15(q15_t *pSrc, uint32_t blockSize, q63_t *pResult): arm_power_q15.c']]],
+  ['arm_5fpower_5fq31',['arm_power_q31',['../group__power.html#ga0b93d31bb5b5ed214c2b94d8a7744cd2',1,'arm_power_q31(q31_t *pSrc, uint32_t blockSize, q63_t *pResult): arm_power_q31.c'],['../group__power.html#ga0b93d31bb5b5ed214c2b94d8a7744cd2',1,'arm_power_q31(q31_t *pSrc, uint32_t blockSize, q63_t *pResult): arm_power_q31.c']]],
+  ['arm_5fpower_5fq7',['arm_power_q7',['../group__power.html#gaf969c85c5655e3d72d7b99ff188f92c9',1,'arm_power_q7(q7_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_power_q7.c'],['../group__power.html#gaf969c85c5655e3d72d7b99ff188f92c9',1,'arm_power_q7(q7_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_power_q7.c']]],
+  ['arm_5fprovide_5fguard_5fbits_5fq15',['arm_provide_guard_bits_q15',['../arm__convolution__example_2math__helper_8c.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#ac8209be1b8081e833c3ec2e85ad2255b',1,'arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c']]],
+  ['arm_5fprovide_5fguard_5fbits_5fq31',['arm_provide_guard_bits_q31',['../arm__convolution__example_2math__helper_8c.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#aead320f821f927000386d9d7d5ad6d27',1,'arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c']]],
+  ['arm_5fprovide_5fguard_5fbits_5fq7',['arm_provide_guard_bits_q7',['../arm__convolution__example_2math__helper_8c.html#a392f7c2e7ab9bb58931c4efb56693029',1,'arm_provide_guard_bits_q7(q7_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#a392f7c2e7ab9bb58931c4efb56693029',1,'arm_provide_guard_bits_q7(q7_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#a392f7c2e7ab9bb58931c4efb56693029',1,'arm_provide_guard_bits_q7(q7_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#a392f7c2e7ab9bb58931c4efb56693029',1,'arm_provide_guard_bits_q7(q7_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#a392f7c2e7ab9bb58931c4efb56693029',1,'arm_provide_guard_bits_q7(q7_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#a392f7c2e7ab9bb58931c4efb56693029',1,'arm_provide_guard_bits_q7(q7_t *input_buf, uint32_t blockSize, uint32_t guard_bits): math_helper.c']]],
+  ['arm_5fq15_5fto_5ffloat',['arm_q15_to_float',['../group__q15__to__x.html#gaf8b0d2324de273fc430b0e61ad4e9eb2',1,'arm_q15_to_float(q15_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_q15_to_float.c'],['../group__q15__to__x.html#gaf8b0d2324de273fc430b0e61ad4e9eb2',1,'arm_q15_to_float(q15_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_q15_to_float.c']]],
+  ['arm_5fq15_5fto_5fq31',['arm_q15_to_q31',['../group__q15__to__x.html#ga7ba2d87366990ad5380439e2b4a4c0a5',1,'arm_q15_to_q31(q15_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_q15_to_q31.c'],['../group__q15__to__x.html#ga7ba2d87366990ad5380439e2b4a4c0a5',1,'arm_q15_to_q31(q15_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_q15_to_q31.c']]],
+  ['arm_5fq15_5fto_5fq7',['arm_q15_to_q7',['../group__q15__to__x.html#ga8fb31855ff8cce09c2ec9308f48ded69',1,'arm_q15_to_q7(q15_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_q15_to_q7.c'],['../group__q15__to__x.html#ga8fb31855ff8cce09c2ec9308f48ded69',1,'arm_q15_to_q7(q15_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_q15_to_q7.c']]],
+  ['arm_5fq31_5fto_5ffloat',['arm_q31_to_float',['../group__q31__to__x.html#gacf407b007a37da18e99dabd9023c56b4',1,'arm_q31_to_float(q31_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_q31_to_float.c'],['../group__q31__to__x.html#gacf407b007a37da18e99dabd9023c56b4',1,'arm_q31_to_float(q31_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_q31_to_float.c']]],
+  ['arm_5fq31_5fto_5fq15',['arm_q31_to_q15',['../group__q31__to__x.html#ga901dede4661365c9e7c630d3eb31c32c',1,'arm_q31_to_q15(q31_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_q31_to_q15.c'],['../group__q31__to__x.html#ga901dede4661365c9e7c630d3eb31c32c',1,'arm_q31_to_q15(q31_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_q31_to_q15.c']]],
+  ['arm_5fq31_5fto_5fq7',['arm_q31_to_q7',['../group__q31__to__x.html#ga7f297d1a7d776805395095fdb24a8071',1,'arm_q31_to_q7(q31_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_q31_to_q7.c'],['../group__q31__to__x.html#ga7f297d1a7d776805395095fdb24a8071',1,'arm_q31_to_q7(q31_t *pSrc, q7_t *pDst, uint32_t blockSize): arm_q31_to_q7.c']]],
+  ['arm_5fq7_5fto_5ffloat',['arm_q7_to_float',['../group__q7__to__x.html#ga656620f957b65512ed83db03fd455ec5',1,'arm_q7_to_float(q7_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_q7_to_float.c'],['../group__q7__to__x.html#ga656620f957b65512ed83db03fd455ec5',1,'arm_q7_to_float(q7_t *pSrc, float32_t *pDst, uint32_t blockSize): arm_q7_to_float.c']]],
+  ['arm_5fq7_5fto_5fq15',['arm_q7_to_q15',['../group__q7__to__x.html#gabc02597fc3f01033daf43ec0547a2f78',1,'arm_q7_to_q15(q7_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_q7_to_q15.c'],['../group__q7__to__x.html#gabc02597fc3f01033daf43ec0547a2f78',1,'arm_q7_to_q15(q7_t *pSrc, q15_t *pDst, uint32_t blockSize): arm_q7_to_q15.c']]],
+  ['arm_5fq7_5fto_5fq31',['arm_q7_to_q31',['../group__q7__to__x.html#gad8958cd3cb7f521466168b46a25b7908',1,'arm_q7_to_q31(q7_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_q7_to_q31.c'],['../group__q7__to__x.html#gad8958cd3cb7f521466168b46a25b7908',1,'arm_q7_to_q31(q7_t *pSrc, q31_t *pDst, uint32_t blockSize): arm_q7_to_q31.c']]],
+  ['arm_5fradix2_5fbutterfly_5ff32',['arm_radix2_butterfly_f32',['../arm__cfft__radix2__f32_8c.html#a04631e102b5209af3402b225b1abe868',1,'arm_cfft_radix2_f32.c']]],
+  ['arm_5fradix2_5fbutterfly_5finverse_5ff32',['arm_radix2_butterfly_inverse_f32',['../arm__cfft__radix2__f32_8c.html#abda34af152e515a95ac38470ac053b77',1,'arm_cfft_radix2_f32.c']]],
+  ['arm_5fradix2_5fbutterfly_5finverse_5fq15',['arm_radix2_butterfly_inverse_q15',['../arm__cfft__radix2__q15_8c.html#a91ff93fa10757b3872680fec4835c412',1,'arm_cfft_radix2_q15.c']]],
+  ['arm_5fradix2_5fbutterfly_5finverse_5fq31',['arm_radix2_butterfly_inverse_q31',['../arm__cfft__radix2__q31_8c.html#a4d665f67080455b95cafec04009fd52d',1,'arm_cfft_radix2_q31.c']]],
+  ['arm_5fradix2_5fbutterfly_5fq15',['arm_radix2_butterfly_q15',['../arm__cfft__radix2__q15_8c.html#a521780ba2fd3450cbf02784e38859699',1,'arm_cfft_radix2_q15.c']]],
+  ['arm_5fradix2_5fbutterfly_5fq31',['arm_radix2_butterfly_q31',['../arm__cfft__radix2__q31_8c.html#a740f4fe69e6148d22fc99f374d304e7e',1,'arm_cfft_radix2_q31.c']]],
+  ['arm_5fradix4_5fbutterfly_5ff32',['arm_radix4_butterfly_f32',['../arm__cfft__radix4__f32_8c.html#ae239ddf995d1607115f9e84d5c069b9c',1,'arm_radix4_butterfly_f32(float32_t *pSrc, uint16_t fftLen, float32_t *pCoef, uint16_t twidCoefModifier): arm_cfft_radix4_f32.c'],['../arm__rfft__f32_8c.html#ae239ddf995d1607115f9e84d5c069b9c',1,'arm_radix4_butterfly_f32(float32_t *pSrc, uint16_t fftLen, float32_t *pCoef, uint16_t twidCoefModifier): arm_cfft_radix4_f32.c']]],
+  ['arm_5fradix4_5fbutterfly_5finverse_5ff32',['arm_radix4_butterfly_inverse_f32',['../arm__cfft__radix4__f32_8c.html#a2a78df6e4bbf080624f2b6349224ec93',1,'arm_radix4_butterfly_inverse_f32(float32_t *pSrc, uint16_t fftLen, float32_t *pCoef, uint16_t twidCoefModifier, float32_t onebyfftLen): arm_cfft_radix4_f32.c'],['../arm__rfft__f32_8c.html#a2a78df6e4bbf080624f2b6349224ec93',1,'arm_radix4_butterfly_inverse_f32(float32_t *pSrc, uint16_t fftLen, float32_t *pCoef, uint16_t twidCoefModifier, float32_t onebyfftLen): arm_cfft_radix4_f32.c']]],
+  ['arm_5fradix4_5fbutterfly_5finverse_5fq15',['arm_radix4_butterfly_inverse_q15',['../arm__cfft__q15_8c.html#a734ecff00f21a6a10e9ec437c8987eb1',1,'arm_radix4_butterfly_inverse_q15(q15_t *pSrc, uint32_t fftLen, q15_t *pCoef, uint32_t twidCoefModifier): arm_cfft_radix4_q15.c'],['../arm__cfft__radix4__q15_8c.html#aad04e8439d17dab5617bf1be268bb391',1,'arm_radix4_butterfly_inverse_q15(q15_t *pSrc16, uint32_t fftLen, q15_t *pCoef16, uint32_t twidCoefModifier): arm_cfft_radix4_q15.c']]],
+  ['arm_5fradix4_5fbutterfly_5finverse_5fq31',['arm_radix4_butterfly_inverse_q31',['../arm__cfft__q31_8c.html#ac9c7c553114c1201a3a987a11b8a6d01',1,'arm_radix4_butterfly_inverse_q31(q31_t *pSrc, uint32_t fftLen, q31_t *pCoef, uint32_t twidCoefModifier): arm_cfft_radix4_q31.c'],['../arm__cfft__radix4__q31_8c.html#ac9c7c553114c1201a3a987a11b8a6d01',1,'arm_radix4_butterfly_inverse_q31(q31_t *pSrc, uint32_t fftLen, q31_t *pCoef, uint32_t twidCoefModifier): arm_cfft_radix4_q31.c']]],
+  ['arm_5fradix4_5fbutterfly_5fq15',['arm_radix4_butterfly_q15',['../arm__cfft__q15_8c.html#abf1a2f9aa9f44ad5da1f0dbae8b54f2f',1,'arm_radix4_butterfly_q15(q15_t *pSrc, uint32_t fftLen, q15_t *pCoef, uint32_t twidCoefModifier): arm_cfft_radix4_q15.c'],['../arm__cfft__radix4__q15_8c.html#a2d01d2045f280c32036da97d33c52440',1,'arm_radix4_butterfly_q15(q15_t *pSrc16, uint32_t fftLen, q15_t *pCoef16, uint32_t twidCoefModifier): arm_cfft_radix4_q15.c']]],
+  ['arm_5fradix4_5fbutterfly_5fq31',['arm_radix4_butterfly_q31',['../arm__cfft__q31_8c.html#ac12f1e7f159d5741358cdc36830a0395',1,'arm_radix4_butterfly_q31(q31_t *pSrc, uint32_t fftLen, q31_t *pCoef, uint32_t twidCoefModifier): arm_cfft_radix4_q31.c'],['../arm__cfft__radix4__q31_8c.html#ac12f1e7f159d5741358cdc36830a0395',1,'arm_radix4_butterfly_q31(q31_t *pSrc, uint32_t fftLen, q31_t *pCoef, uint32_t twidCoefModifier): arm_cfft_radix4_q31.c']]],
+  ['arm_5fradix8_5fbutterfly_5ff32',['arm_radix8_butterfly_f32',['../arm__cfft__f32_8c.html#a72350c6eaa1eef8796ab43c1497c6b9c',1,'arm_radix8_butterfly_f32(float32_t *pSrc, uint16_t fftLen, const float32_t *pCoef, uint16_t twidCoefModifier): arm_cfft_radix8_f32.c'],['../arm__cfft__radix8__f32_8c.html#a72350c6eaa1eef8796ab43c1497c6b9c',1,'arm_radix8_butterfly_f32(float32_t *pSrc, uint16_t fftLen, const float32_t *pCoef, uint16_t twidCoefModifier): arm_cfft_radix8_f32.c']]],
+  ['arm_5frecip_5fq15',['arm_recip_q15',['../arm__math_8h.html#a39e9e34c2784ff8cf026430d1d84f54e',1,'arm_math.h']]],
+  ['arm_5frecip_5fq31',['arm_recip_q31',['../arm__math_8h.html#a71f6bee1ce1bb896739401ce962a7e6a',1,'arm_math.h']]],
+  ['arm_5frfft_5ff32',['arm_rfft_f32',['../group__RealFFT.html#ga3df1766d230532bc068fc4ed69d0fcdc',1,'arm_rfft_f32(const arm_rfft_instance_f32 *S, float32_t *pSrc, float32_t *pDst): arm_rfft_f32.c'],['../group__RealFFT.html#ga3df1766d230532bc068fc4ed69d0fcdc',1,'arm_rfft_f32(const arm_rfft_instance_f32 *S, float32_t *pSrc, float32_t *pDst): arm_rfft_f32.c']]],
+  ['arm_5frfft_5ffast_5ff32',['arm_rfft_fast_f32',['../group__RealFFT.html#ga180d8b764d59cbb85d37a2d5f7cd9799',1,'arm_rfft_fast_f32(arm_rfft_fast_instance_f32 *S, float32_t *p, float32_t *pOut, uint8_t ifftFlag): arm_rfft_fast_f32.c'],['../group__RealFFT.html#ga180d8b764d59cbb85d37a2d5f7cd9799',1,'arm_rfft_fast_f32(arm_rfft_fast_instance_f32 *S, float32_t *p, float32_t *pOut, uint8_t ifftFlag): arm_rfft_fast_f32.c']]],
+  ['arm_5frfft_5ffast_5finit_5ff32',['arm_rfft_fast_init_f32',['../group__RealFFT.html#gac5fceb172551e7c11eb4d0e17ef15aa3',1,'arm_rfft_fast_init_f32(arm_rfft_fast_instance_f32 *S, uint16_t fftLen): arm_rfft_fast_init_f32.c'],['../group__RealFFT.html#gac5fceb172551e7c11eb4d0e17ef15aa3',1,'arm_rfft_fast_init_f32(arm_rfft_fast_instance_f32 *S, uint16_t fftLen): arm_rfft_fast_init_f32.c']]],
+  ['arm_5frfft_5finit_5ff32',['arm_rfft_init_f32',['../group__RealFFT.html#ga10717ee326bf50832ef1c25b85a23068',1,'arm_rfft_init_f32(arm_rfft_instance_f32 *S, arm_cfft_radix4_instance_f32 *S_CFFT, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag): arm_rfft_init_f32.c'],['../group__RealFFT.html#ga10717ee326bf50832ef1c25b85a23068',1,'arm_rfft_init_f32(arm_rfft_instance_f32 *S, arm_cfft_radix4_instance_f32 *S_CFFT, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag): arm_rfft_init_f32.c']]],
+  ['arm_5frfft_5finit_5fq15',['arm_rfft_init_q15',['../group__RealFFT.html#ga053450cc600a55410ba5b5605e96245d',1,'arm_rfft_init_q15(arm_rfft_instance_q15 *S, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag): arm_rfft_init_q15.c'],['../group__RealFFT.html#ga053450cc600a55410ba5b5605e96245d',1,'arm_rfft_init_q15(arm_rfft_instance_q15 *S, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag): arm_rfft_init_q15.c']]],
+  ['arm_5frfft_5finit_5fq31',['arm_rfft_init_q31',['../group__RealFFT.html#ga5abde938abbe72e95c5bab080eb33c45',1,'arm_rfft_init_q31(arm_rfft_instance_q31 *S, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag): arm_rfft_init_q31.c'],['../group__RealFFT.html#ga5abde938abbe72e95c5bab080eb33c45',1,'arm_rfft_init_q31(arm_rfft_instance_q31 *S, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag): arm_rfft_init_q31.c']]],
+  ['arm_5frfft_5fq15',['arm_rfft_q15',['../group__RealFFT.html#ga00e615f5db21736ad5b27fb6146f3fc5',1,'arm_rfft_q15(const arm_rfft_instance_q15 *S, q15_t *pSrc, q15_t *pDst): arm_rfft_q15.c'],['../group__RealFFT.html#ga00e615f5db21736ad5b27fb6146f3fc5',1,'arm_rfft_q15(const arm_rfft_instance_q15 *S, q15_t *pSrc, q15_t *pDst): arm_rfft_q15.c']]],
+  ['arm_5frfft_5fq31',['arm_rfft_q31',['../group__RealFFT.html#gabaeab5646aeea9844e6d42ca8c73fe3a',1,'arm_rfft_q31(const arm_rfft_instance_q31 *S, q31_t *pSrc, q31_t *pDst): arm_rfft_q31.c'],['../group__RealFFT.html#gabaeab5646aeea9844e6d42ca8c73fe3a',1,'arm_rfft_q31(const arm_rfft_instance_q31 *S, q31_t *pSrc, q31_t *pDst): arm_rfft_q31.c']]],
+  ['arm_5frms_5ff32',['arm_rms_f32',['../group__RMS.html#ga0e3ab1b57da32d45388d1fa90d7fd88c',1,'arm_rms_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_rms_f32.c'],['../group__RMS.html#ga0e3ab1b57da32d45388d1fa90d7fd88c',1,'arm_rms_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_rms_f32.c']]],
+  ['arm_5frms_5fq15',['arm_rms_q15',['../group__RMS.html#gaf5b836b72dda9e5dfbbd17c7906fd13f',1,'arm_rms_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult): arm_rms_q15.c'],['../group__RMS.html#gaf5b836b72dda9e5dfbbd17c7906fd13f',1,'arm_rms_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult): arm_rms_q15.c']]],
+  ['arm_5frms_5fq31',['arm_rms_q31',['../group__RMS.html#gae33015fda23fc44e7ead5e5ed7e8d314',1,'arm_rms_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_rms_q31.c'],['../group__RMS.html#gae33015fda23fc44e7ead5e5ed7e8d314',1,'arm_rms_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_rms_q31.c']]],
+  ['arm_5fscale_5ff32',['arm_scale_f32',['../group__scale.html#ga3487af88b112f682ee90589cd419e123',1,'arm_scale_f32(float32_t *pSrc, float32_t scale, float32_t *pDst, uint32_t blockSize): arm_scale_f32.c'],['../group__scale.html#ga3487af88b112f682ee90589cd419e123',1,'arm_scale_f32(float32_t *pSrc, float32_t scale, float32_t *pDst, uint32_t blockSize): arm_scale_f32.c']]],
+  ['arm_5fscale_5fq15',['arm_scale_q15',['../group__scale.html#gafaac0e1927daffeb68a42719b53ea780',1,'arm_scale_q15(q15_t *pSrc, q15_t scaleFract, int8_t shift, q15_t *pDst, uint32_t blockSize): arm_scale_q15.c'],['../group__scale.html#gafaac0e1927daffeb68a42719b53ea780',1,'arm_scale_q15(q15_t *pSrc, q15_t scaleFract, int8_t shift, q15_t *pDst, uint32_t blockSize): arm_scale_q15.c']]],
+  ['arm_5fscale_5fq31',['arm_scale_q31',['../group__scale.html#ga83e36cd82bf51ce35406a199e477d47c',1,'arm_scale_q31(q31_t *pSrc, q31_t scaleFract, int8_t shift, q31_t *pDst, uint32_t blockSize): arm_scale_q31.c'],['../group__scale.html#ga83e36cd82bf51ce35406a199e477d47c',1,'arm_scale_q31(q31_t *pSrc, q31_t scaleFract, int8_t shift, q31_t *pDst, uint32_t blockSize): arm_scale_q31.c']]],
+  ['arm_5fscale_5fq7',['arm_scale_q7',['../group__scale.html#gabc9fd3d37904c58df56492b351d21fb0',1,'arm_scale_q7(q7_t *pSrc, q7_t scaleFract, int8_t shift, q7_t *pDst, uint32_t blockSize): arm_scale_q7.c'],['../group__scale.html#gabc9fd3d37904c58df56492b351d21fb0',1,'arm_scale_q7(q7_t *pSrc, q7_t scaleFract, int8_t shift, q7_t *pDst, uint32_t blockSize): arm_scale_q7.c']]],
+  ['arm_5fshift_5fq15',['arm_shift_q15',['../group__shift.html#gaa1757e53279780107acc92cf100adb61',1,'arm_shift_q15(q15_t *pSrc, int8_t shiftBits, q15_t *pDst, uint32_t blockSize): arm_shift_q15.c'],['../group__shift.html#gaa1757e53279780107acc92cf100adb61',1,'arm_shift_q15(q15_t *pSrc, int8_t shiftBits, q15_t *pDst, uint32_t blockSize): arm_shift_q15.c']]],
+  ['arm_5fshift_5fq31',['arm_shift_q31',['../group__shift.html#ga387dd8b7b87377378280978f16cdb13d',1,'arm_shift_q31(q31_t *pSrc, int8_t shiftBits, q31_t *pDst, uint32_t blockSize): arm_shift_q31.c'],['../group__shift.html#ga387dd8b7b87377378280978f16cdb13d',1,'arm_shift_q31(q31_t *pSrc, int8_t shiftBits, q31_t *pDst, uint32_t blockSize): arm_shift_q31.c']]],
+  ['arm_5fshift_5fq7',['arm_shift_q7',['../group__shift.html#ga47295d08a685f7de700a48dafb4db6fb',1,'arm_shift_q7(q7_t *pSrc, int8_t shiftBits, q7_t *pDst, uint32_t blockSize): arm_shift_q7.c'],['../group__shift.html#ga47295d08a685f7de700a48dafb4db6fb',1,'arm_shift_q7(q7_t *pSrc, int8_t shiftBits, q7_t *pDst, uint32_t blockSize): arm_shift_q7.c']]],
+  ['arm_5fsin_5fcos_5ff32',['arm_sin_cos_f32',['../group__SinCos.html#ga4420d45c37d58c310ef9ae1b5fe58020',1,'arm_sin_cos_f32(float32_t theta, float32_t *pSinVal, float32_t *pCosVal): arm_sin_cos_f32.c'],['../group__SinCos.html#ga4420d45c37d58c310ef9ae1b5fe58020',1,'arm_sin_cos_f32(float32_t theta, float32_t *pSinVal, float32_t *pCosVal): arm_sin_cos_f32.c']]],
+  ['arm_5fsin_5fcos_5fq31',['arm_sin_cos_q31',['../group__SinCos.html#gae9e4ddebff9d4eb5d0a093e28e0bc504',1,'arm_sin_cos_q31(q31_t theta, q31_t *pSinVal, q31_t *pCosVal): arm_sin_cos_q31.c'],['../group__SinCos.html#gae9e4ddebff9d4eb5d0a093e28e0bc504',1,'arm_sin_cos_q31(q31_t theta, q31_t *pSinVal, q31_t *pCosVal): arm_sin_cos_q31.c']]],
+  ['arm_5fsin_5ff32',['arm_sin_f32',['../group__sin.html#gae164899c4a3fc0e946dc5d55555fe541',1,'arm_sin_f32(float32_t x): arm_sin_f32.c'],['../group__sin.html#gae164899c4a3fc0e946dc5d55555fe541',1,'arm_sin_f32(float32_t x): arm_sin_f32.c']]],
+  ['arm_5fsin_5fq15',['arm_sin_q15',['../group__sin.html#ga1fc6d6640be6cfa688a8bea0a48397ee',1,'arm_sin_q15(q15_t x): arm_sin_q15.c'],['../group__sin.html#ga1fc6d6640be6cfa688a8bea0a48397ee',1,'arm_sin_q15(q15_t x): arm_sin_q15.c']]],
+  ['arm_5fsin_5fq31',['arm_sin_q31',['../group__sin.html#ga57aade7d8892585992cdc6375bd82f9c',1,'arm_sin_q31(q31_t x): arm_sin_q31.c'],['../group__sin.html#ga57aade7d8892585992cdc6375bd82f9c',1,'arm_sin_q31(q31_t x): arm_sin_q31.c']]],
+  ['arm_5fsnr_5ff32',['arm_snr_f32',['../arm__convolution__example_2math__helper_8c.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__convolution__example_2math__helper_8h.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__fir__example_2math__helper_8c.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__fir__example_2math__helper_8h.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8c.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__graphic__equalizer__example_2math__helper_8h.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__linear__interp__example_2math__helper_8c.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__linear__interp__example_2math__helper_8h.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__matrix__example_2math__helper_8c.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__matrix__example_2math__helper_8h.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__signal__converge__example_2math__helper_8c.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c'],['../arm__signal__converge__example_2math__helper_8h.html#aeea2952e70a1040a6efa555564bbeeab',1,'arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize): math_helper.c']]],
+  ['arm_5fsplit_5frfft_5ff32',['arm_split_rfft_f32',['../arm__rfft__f32_8c.html#a6cfdb6bdc66b13732ef2351caf98fdbb',1,'arm_rfft_f32.c']]],
+  ['arm_5fsplit_5frfft_5fq15',['arm_split_rfft_q15',['../arm__rfft__q15_8c.html#a7c2a21793586f9a69c42140665550e09',1,'arm_rfft_q15.c']]],
+  ['arm_5fsplit_5frfft_5fq31',['arm_split_rfft_q31',['../arm__rfft__q31_8c.html#a520e1c358d44fcd2724cb19d46eb5dfa',1,'arm_rfft_q31.c']]],
+  ['arm_5fsplit_5frifft_5ff32',['arm_split_rifft_f32',['../arm__rfft__f32_8c.html#a585bef78c103d150a116241a4feb6442',1,'arm_rfft_f32.c']]],
+  ['arm_5fsplit_5frifft_5fq15',['arm_split_rifft_q15',['../arm__rfft__q15_8c.html#aa72a531dd15a53570dddaf01b62158f4',1,'arm_rfft_q15.c']]],
+  ['arm_5fsplit_5frifft_5fq31',['arm_split_rifft_q31',['../arm__rfft__q31_8c.html#acc62dd39a59091c4d6a80d4e55adeb13',1,'arm_rfft_q31.c']]],
+  ['arm_5fsqrt_5ff32',['arm_sqrt_f32',['../group__SQRT.html#ga697d82c2747a3302cf44e7c9583da2e8',1,'arm_math.h']]],
+  ['arm_5fsqrt_5fq15',['arm_sqrt_q15',['../group__SQRT.html#ga5abe5ca724f3e15849662b03752c1238',1,'arm_sqrt_q15.c']]],
+  ['arm_5fsqrt_5fq31',['arm_sqrt_q31',['../group__SQRT.html#ga119e25831e141d734d7ef10636670058',1,'arm_sqrt_q31.c']]],
+  ['arm_5fstd_5ff32',['arm_std_f32',['../group__STD.html#ga4969b5b5f3d001377bc401a3ee99dfc2',1,'arm_std_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_std_f32.c'],['../group__STD.html#ga4969b5b5f3d001377bc401a3ee99dfc2',1,'arm_std_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_std_f32.c']]],
+  ['arm_5fstd_5fq15',['arm_std_q15',['../group__STD.html#gaf9d27afa9928ff28a63cd98ea9218a72',1,'arm_std_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult): arm_std_q15.c'],['../group__STD.html#gaf9d27afa9928ff28a63cd98ea9218a72',1,'arm_std_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult): arm_std_q15.c']]],
+  ['arm_5fstd_5fq31',['arm_std_q31',['../group__STD.html#ga39495e74f96116178be085c9dc7742f5',1,'arm_std_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_std_q31.c'],['../group__STD.html#ga39495e74f96116178be085c9dc7742f5',1,'arm_std_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_std_q31.c']]],
+  ['arm_5fsub_5ff32',['arm_sub_f32',['../group__BasicSub.html#ga7f975a472de286331134227c08aad826',1,'arm_sub_f32(float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize): arm_sub_f32.c'],['../group__BasicSub.html#ga7f975a472de286331134227c08aad826',1,'arm_sub_f32(float32_t *pSrcA, float32_t *pSrcB, float32_t *pDst, uint32_t blockSize): arm_sub_f32.c']]],
+  ['arm_5fsub_5fq15',['arm_sub_q15',['../group__BasicSub.html#ga997a8ee93088d15bda23c325d455b588',1,'arm_sub_q15(q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize): arm_sub_q15.c'],['../group__BasicSub.html#ga997a8ee93088d15bda23c325d455b588',1,'arm_sub_q15(q15_t *pSrcA, q15_t *pSrcB, q15_t *pDst, uint32_t blockSize): arm_sub_q15.c']]],
+  ['arm_5fsub_5fq31',['arm_sub_q31',['../group__BasicSub.html#ga28aa6908d092752144413e21933dc878',1,'arm_sub_q31(q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize): arm_sub_q31.c'],['../group__BasicSub.html#ga28aa6908d092752144413e21933dc878',1,'arm_sub_q31(q31_t *pSrcA, q31_t *pSrcB, q31_t *pDst, uint32_t blockSize): arm_sub_q31.c']]],
+  ['arm_5fsub_5fq7',['arm_sub_q7',['../group__BasicSub.html#gab09941de7dfeb247e5c29b406a435fcc',1,'arm_sub_q7(q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize): arm_sub_q7.c'],['../group__BasicSub.html#gab09941de7dfeb247e5c29b406a435fcc',1,'arm_sub_q7(q7_t *pSrcA, q7_t *pSrcB, q7_t *pDst, uint32_t blockSize): arm_sub_q7.c']]],
+  ['arm_5fvar_5ff32',['arm_var_f32',['../group__variance.html#ga393f26c5a3bfa05624fb8d32232a6d96',1,'arm_var_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_var_f32.c'],['../group__variance.html#ga393f26c5a3bfa05624fb8d32232a6d96',1,'arm_var_f32(float32_t *pSrc, uint32_t blockSize, float32_t *pResult): arm_var_f32.c']]],
+  ['arm_5fvar_5fq15',['arm_var_q15',['../group__variance.html#ga79dce009ed2de28a125aeb3f19631654',1,'arm_var_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult): arm_var_q15.c'],['../group__variance.html#ga79dce009ed2de28a125aeb3f19631654',1,'arm_var_q15(q15_t *pSrc, uint32_t blockSize, q15_t *pResult): arm_var_q15.c']]],
+  ['arm_5fvar_5fq31',['arm_var_q31',['../group__variance.html#gac02873f1c2cc80adfd799305f0e6465d',1,'arm_var_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_var_q31.c'],['../group__variance.html#gac02873f1c2cc80adfd799305f0e6465d',1,'arm_var_q31(q31_t *pSrc, uint32_t blockSize, q31_t *pResult): arm_var_q31.c']]]
+];
diff --git a/docs/DSP/html/search/functions_2.html b/docs/DSP/html/search/functions_2.html
new file mode 100644
index 0000000..78be8b4
--- /dev/null
+++ b/docs/DSP/html/search/functions_2.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/functions_2.js b/docs/DSP/html/search/functions_2.js
new file mode 100644
index 0000000..3ce2d05
--- /dev/null
+++ b/docs/DSP/html/search/functions_2.js
@@ -0,0 +1,7 @@
+var searchData=
+[
+  ['clip_5fq31_5fto_5fq15',['clip_q31_to_q15',['../arm__math_8h.html#a4604d1ebfef21e380c42fbe16b9724d1',1,'arm_math.h']]],
+  ['clip_5fq31_5fto_5fq7',['clip_q31_to_q7',['../arm__math_8h.html#af815ae1a72c9ef88b8ba0a4cb3b23eaa',1,'arm_math.h']]],
+  ['clip_5fq63_5fto_5fq15',['clip_q63_to_q15',['../arm__math_8h.html#a576c5c6286a37eb7f7ba1c5711a577a9',1,'arm_math.h']]],
+  ['clip_5fq63_5fto_5fq31',['clip_q63_to_q31',['../arm__math_8h.html#a9a94b78de0f083bd8fadf3c3abe40431',1,'arm_math.h']]]
+];
diff --git a/docs/DSP/html/search/functions_3.html b/docs/DSP/html/search/functions_3.html
new file mode 100644
index 0000000..ebf2eeb
--- /dev/null
+++ b/docs/DSP/html/search/functions_3.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/functions_3.js b/docs/DSP/html/search/functions_3.js
new file mode 100644
index 0000000..21668a8
--- /dev/null
+++ b/docs/DSP/html/search/functions_3.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['getinput',['getinput',['../arm__signal__converge__example__f32_8c.html#afd2975c4763ec935771e6f63bfe7758b',1,'arm_signal_converge_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/functions_4.html b/docs/DSP/html/search/functions_4.html
new file mode 100644
index 0000000..7317ea9
--- /dev/null
+++ b/docs/DSP/html/search/functions_4.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/functions_4.js b/docs/DSP/html/search/functions_4.js
new file mode 100644
index 0000000..0e1c662
--- /dev/null
+++ b/docs/DSP/html/search/functions_4.js
@@ -0,0 +1,6 @@
+var searchData=
+[
+  ['main',['main',['../arm__class__marks__example__f32_8c.html#a196718f834091385d38586a0ce4009dc',1,'main(): arm_class_marks_example_f32.c'],['../arm__convolution__example__f32_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_convolution_example_f32.c'],['../arm__dotproduct__example__f32_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_dotproduct_example_f32.c'],['../arm__fft__bin__example__f32_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_fft_bin_example_f32.c'],['../arm__fir__example__f32_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_fir_example_f32.c'],['../arm__graphic__equalizer__example__q31_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_graphic_equalizer_example_q31.c'],['../arm__linear__interp__example__f32_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_linear_interp_example_f32.c'],['../arm__matrix__example__f32_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_matrix_example_f32.c'],['../arm__signal__converge__example__f32_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_signal_converge_example_f32.c'],['../arm__sin__cos__example__f32_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_sin_cos_example_f32.c'],['../arm__variance__example__f32_8c.html#a52d2cba30e6946c95578be946ac12a65',1,'main(void): arm_variance_example_f32.c']]],
+  ['merge_5frfft_5ff32',['merge_rfft_f32',['../arm__rfft__fast__f32_8c.html#a93258bc1e64a939a8ebd086367e459af',1,'arm_rfft_fast_f32.c']]],
+  ['mult32x64',['mult32x64',['../arm__math_8h.html#a24ad1cc3560b89335ee15f5b7e69b1f9',1,'arm_math.h']]]
+];
diff --git a/docs/DSP/html/search/functions_5.html b/docs/DSP/html/search/functions_5.html
new file mode 100644
index 0000000..1f1d9ce
--- /dev/null
+++ b/docs/DSP/html/search/functions_5.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/functions_5.js b/docs/DSP/html/search/functions_5.js
new file mode 100644
index 0000000..1061506
--- /dev/null
+++ b/docs/DSP/html/search/functions_5.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['stage_5frfft_5ff32',['stage_rfft_f32',['../arm__rfft__fast__f32_8c.html#a47157c5a53c8aac5e80fda31acf1f9cc',1,'arm_rfft_fast_f32.c']]]
+];
diff --git a/docs/DSP/html/search/functions_6.html b/docs/DSP/html/search/functions_6.html
new file mode 100644
index 0000000..c9faaa6
--- /dev/null
+++ b/docs/DSP/html/search/functions_6.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/functions_6.js b/docs/DSP/html/search/functions_6.js
new file mode 100644
index 0000000..e97b50c
--- /dev/null
+++ b/docs/DSP/html/search/functions_6.js
@@ -0,0 +1,5 @@
+var searchData=
+[
+  ['test_5fsignal_5fconverge',['test_signal_converge',['../arm__signal__converge__example__f32_8c.html#a8f521e839d4fad24a4f12a18dfeae5d4',1,'arm_signal_converge_example_f32.c']]],
+  ['test_5fsignal_5fconverge_5fexample',['test_signal_converge_example',['../arm__signal__converge__example__f32_8c.html#ac786d43cbc17bb09738447034ff8e22e',1,'arm_signal_converge_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/groups_0.html b/docs/DSP/html/search/groups_0.html
new file mode 100644
index 0000000..2090afa
--- /dev/null
+++ b/docs/DSP/html/search/groups_0.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/groups_0.js b/docs/DSP/html/search/groups_0.js
new file mode 100644
index 0000000..3c0741b
--- /dev/null
+++ b/docs/DSP/html/search/groups_0.js
@@ -0,0 +1,7 @@
+var searchData=
+[
+  ['bilinear_20interpolation',['Bilinear Interpolation',['../group__BilinearInterpolate.html',1,'']]],
+  ['biquad_20cascade_20iir_20filters_20using_20direct_20form_20i_20structure',['Biquad Cascade IIR Filters Using Direct Form I Structure',['../group__BiquadCascadeDF1.html',1,'']]],
+  ['biquad_20cascade_20iir_20filters_20using_20a_20direct_20form_20ii_20transposed_20structure',['Biquad Cascade IIR Filters Using a Direct Form II Transposed Structure',['../group__BiquadCascadeDF2T.html',1,'']]],
+  ['basic_20math_20functions',['Basic Math Functions',['../group__groupMath.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/groups_1.html b/docs/DSP/html/search/groups_1.html
new file mode 100644
index 0000000..3ad8a3b
--- /dev/null
+++ b/docs/DSP/html/search/groups_1.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/groups_1.js b/docs/DSP/html/search/groups_1.js
new file mode 100644
index 0000000..9ab41f8
--- /dev/null
+++ b/docs/DSP/html/search/groups_1.js
@@ -0,0 +1,23 @@
+var searchData=
+[
+  ['complex_20fft_20tables',['Complex FFT Tables',['../group__CFFT__CIFFT.html',1,'']]],
+  ['class_20marks_20example',['Class Marks Example',['../group__ClassMarks.html',1,'']]],
+  ['complex_20conjugate',['Complex Conjugate',['../group__cmplx__conj.html',1,'']]],
+  ['complex_20dot_20product',['Complex Dot Product',['../group__cmplx__dot__prod.html',1,'']]],
+  ['complex_20magnitude',['Complex Magnitude',['../group__cmplx__mag.html',1,'']]],
+  ['complex_20magnitude_20squared',['Complex Magnitude Squared',['../group__cmplx__mag__squared.html',1,'']]],
+  ['complex_2dby_2dcomplex_20multiplication',['Complex-by-Complex Multiplication',['../group__CmplxByCmplxMult.html',1,'']]],
+  ['complex_2dby_2dreal_20multiplication',['Complex-by-Real Multiplication',['../group__CmplxByRealMult.html',1,'']]],
+  ['complex_20matrix_20multiplication',['Complex Matrix Multiplication',['../group__CmplxMatrixMult.html',1,'']]],
+  ['complex_20fft_20functions',['Complex FFT Functions',['../group__ComplexFFT.html',1,'']]],
+  ['convolution',['Convolution',['../group__Conv.html',1,'']]],
+  ['convolution_20example',['Convolution Example',['../group__ConvolutionExample.html',1,'']]],
+  ['correlation',['Correlation',['../group__Corr.html',1,'']]],
+  ['cosine',['Cosine',['../group__cos.html',1,'']]],
+  ['convert_2032_2dbit_20floating_20point_20value',['Convert 32-bit floating point value',['../group__float__to__x.html',1,'']]],
+  ['complex_20math_20functions',['Complex Math Functions',['../group__groupCmplxMath.html',1,'']]],
+  ['controller_20functions',['Controller Functions',['../group__groupController.html',1,'']]],
+  ['convert_2016_2dbit_20integer_20value',['Convert 16-bit Integer value',['../group__q15__to__x.html',1,'']]],
+  ['convert_2032_2dbit_20integer_20value',['Convert 32-bit Integer value',['../group__q31__to__x.html',1,'']]],
+  ['convert_208_2dbit_20integer_20value',['Convert 8-bit Integer value',['../group__q7__to__x.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/groups_2.html b/docs/DSP/html/search/groups_2.html
new file mode 100644
index 0000000..361832c
--- /dev/null
+++ b/docs/DSP/html/search/groups_2.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/groups_2.js b/docs/DSP/html/search/groups_2.js
new file mode 100644
index 0000000..59e31ce
--- /dev/null
+++ b/docs/DSP/html/search/groups_2.js
@@ -0,0 +1,6 @@
+var searchData=
+[
+  ['dct_20type_20iv_20functions',['DCT Type IV Functions',['../group__DCT4__IDCT4.html',1,'']]],
+  ['dct_20type_20iv_20tables',['DCT Type IV Tables',['../group__DCT4__IDCT4__Table.html',1,'']]],
+  ['dot_20product_20example',['Dot Product Example',['../group__DotproductExample.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/groups_3.html b/docs/DSP/html/search/groups_3.html
new file mode 100644
index 0000000..f42200a
--- /dev/null
+++ b/docs/DSP/html/search/groups_3.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/groups_3.js b/docs/DSP/html/search/groups_3.js
new file mode 100644
index 0000000..25fffe3
--- /dev/null
+++ b/docs/DSP/html/search/groups_3.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['examples',['Examples',['../group__groupExamples.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/groups_4.html b/docs/DSP/html/search/groups_4.html
new file mode 100644
index 0000000..b07fdf9
--- /dev/null
+++ b/docs/DSP/html/search/groups_4.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/groups_4.js b/docs/DSP/html/search/groups_4.js
new file mode 100644
index 0000000..5900d08
--- /dev/null
+++ b/docs/DSP/html/search/groups_4.js
@@ -0,0 +1,12 @@
+var searchData=
+[
+  ['finite_20impulse_20response_20_28fir_29_20filters',['Finite Impulse Response (FIR) Filters',['../group__FIR.html',1,'']]],
+  ['finite_20impulse_20response_20_28fir_29_20decimator',['Finite Impulse Response (FIR) Decimator',['../group__FIR__decimate.html',1,'']]],
+  ['finite_20impulse_20response_20_28fir_29_20interpolator',['Finite Impulse Response (FIR) Interpolator',['../group__FIR__Interpolate.html',1,'']]],
+  ['finite_20impulse_20response_20_28fir_29_20lattice_20filters',['Finite Impulse Response (FIR) Lattice Filters',['../group__FIR__Lattice.html',1,'']]],
+  ['finite_20impulse_20response_20_28fir_29_20sparse_20filters',['Finite Impulse Response (FIR) Sparse Filters',['../group__FIR__Sparse.html',1,'']]],
+  ['fir_20lowpass_20filter_20example',['FIR Lowpass Filter Example',['../group__FIRLPF.html',1,'']]],
+  ['frequency_20bin_20example',['Frequency Bin Example',['../group__FrequencyBin.html',1,'']]],
+  ['fast_20math_20functions',['Fast Math Functions',['../group__groupFastMath.html',1,'']]],
+  ['filtering_20functions',['Filtering Functions',['../group__groupFilters.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/groups_5.html b/docs/DSP/html/search/groups_5.html
new file mode 100644
index 0000000..35324c0
--- /dev/null
+++ b/docs/DSP/html/search/groups_5.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/groups_5.js b/docs/DSP/html/search/groups_5.js
new file mode 100644
index 0000000..f04438a
--- /dev/null
+++ b/docs/DSP/html/search/groups_5.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['graphic_20audio_20equalizer_20example',['Graphic Audio Equalizer Example',['../group__GEQ5Band.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/groups_6.html b/docs/DSP/html/search/groups_6.html
new file mode 100644
index 0000000..3231402
--- /dev/null
+++ b/docs/DSP/html/search/groups_6.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/groups_6.js b/docs/DSP/html/search/groups_6.js
new file mode 100644
index 0000000..9ecb4f0
--- /dev/null
+++ b/docs/DSP/html/search/groups_6.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['high_20precision_20q31_20biquad_20cascade_20filter',['High Precision Q31 Biquad Cascade Filter',['../group__BiquadCascadeDF1__32x64.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/groups_7.html b/docs/DSP/html/search/groups_7.html
new file mode 100644
index 0000000..27334b6
--- /dev/null
+++ b/docs/DSP/html/search/groups_7.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/groups_7.js b/docs/DSP/html/search/groups_7.js
new file mode 100644
index 0000000..468fbdc
--- /dev/null
+++ b/docs/DSP/html/search/groups_7.js
@@ -0,0 +1,5 @@
+var searchData=
+[
+  ['interpolation_20functions',['Interpolation Functions',['../group__groupInterpolation.html',1,'']]],
+  ['infinite_20impulse_20response_20_28iir_29_20lattice_20filters',['Infinite Impulse Response (IIR) Lattice Filters',['../group__IIR__Lattice.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/groups_8.html b/docs/DSP/html/search/groups_8.html
new file mode 100644
index 0000000..863d136
--- /dev/null
+++ b/docs/DSP/html/search/groups_8.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/groups_8.js b/docs/DSP/html/search/groups_8.js
new file mode 100644
index 0000000..477bc8f
--- /dev/null
+++ b/docs/DSP/html/search/groups_8.js
@@ -0,0 +1,6 @@
+var searchData=
+[
+  ['linear_20interpolate_20example',['Linear Interpolate Example',['../group__LinearInterpExample.html',1,'']]],
+  ['linear_20interpolation',['Linear Interpolation',['../group__LinearInterpolate.html',1,'']]],
+  ['least_20mean_20square_20_28lms_29_20filters',['Least Mean Square (LMS) Filters',['../group__LMS.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/groups_9.html b/docs/DSP/html/search/groups_9.html
new file mode 100644
index 0000000..e42b280
--- /dev/null
+++ b/docs/DSP/html/search/groups_9.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/groups_9.js b/docs/DSP/html/search/groups_9.js
new file mode 100644
index 0000000..f85fbb7
--- /dev/null
+++ b/docs/DSP/html/search/groups_9.js
@@ -0,0 +1,15 @@
+var searchData=
+[
+  ['matrix_20functions',['Matrix Functions',['../group__groupMatrix.html',1,'']]],
+  ['matrix_20addition',['Matrix Addition',['../group__MatrixAdd.html',1,'']]],
+  ['matrix_20example',['Matrix Example',['../group__MatrixExample.html',1,'']]],
+  ['matrix_20initialization',['Matrix Initialization',['../group__MatrixInit.html',1,'']]],
+  ['matrix_20inverse',['Matrix Inverse',['../group__MatrixInv.html',1,'']]],
+  ['matrix_20multiplication',['Matrix Multiplication',['../group__MatrixMult.html',1,'']]],
+  ['matrix_20scale',['Matrix Scale',['../group__MatrixScale.html',1,'']]],
+  ['matrix_20subtraction',['Matrix Subtraction',['../group__MatrixSub.html',1,'']]],
+  ['matrix_20transpose',['Matrix Transpose',['../group__MatrixTrans.html',1,'']]],
+  ['maximum',['Maximum',['../group__Max.html',1,'']]],
+  ['mean',['Mean',['../group__mean.html',1,'']]],
+  ['minimum',['Minimum',['../group__Min.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/groups_a.html b/docs/DSP/html/search/groups_a.html
new file mode 100644
index 0000000..dc8d8cd
--- /dev/null
+++ b/docs/DSP/html/search/groups_a.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/groups_a.js b/docs/DSP/html/search/groups_a.js
new file mode 100644
index 0000000..900241c
--- /dev/null
+++ b/docs/DSP/html/search/groups_a.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['normalized_20lms_20filters',['Normalized LMS Filters',['../group__LMS__NORM.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/groups_b.html b/docs/DSP/html/search/groups_b.html
new file mode 100644
index 0000000..8fd6040
--- /dev/null
+++ b/docs/DSP/html/search/groups_b.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/groups_b.js b/docs/DSP/html/search/groups_b.js
new file mode 100644
index 0000000..66dbfd3
--- /dev/null
+++ b/docs/DSP/html/search/groups_b.js
@@ -0,0 +1,6 @@
+var searchData=
+[
+  ['partial_20convolution',['Partial Convolution',['../group__PartialConv.html',1,'']]],
+  ['pid_20motor_20control',['PID Motor Control',['../group__PID.html',1,'']]],
+  ['power',['Power',['../group__power.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/groups_c.html b/docs/DSP/html/search/groups_c.html
new file mode 100644
index 0000000..51d73cc
--- /dev/null
+++ b/docs/DSP/html/search/groups_c.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/groups_c.js b/docs/DSP/html/search/groups_c.js
new file mode 100644
index 0000000..c7b19ab
--- /dev/null
+++ b/docs/DSP/html/search/groups_c.js
@@ -0,0 +1,6 @@
+var searchData=
+[
+  ['real_20fft_20functions',['Real FFT Functions',['../group__RealFFT.html',1,'']]],
+  ['real_20fft_20tables',['Real FFT Tables',['../group__RealFFT__Table.html',1,'']]],
+  ['root_20mean_20square_20_28rms_29',['Root mean square (RMS)',['../group__RMS.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/groups_d.html b/docs/DSP/html/search/groups_d.html
new file mode 100644
index 0000000..5aec07e
--- /dev/null
+++ b/docs/DSP/html/search/groups_d.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/groups_d.js b/docs/DSP/html/search/groups_d.js
new file mode 100644
index 0000000..fc1826e
--- /dev/null
+++ b/docs/DSP/html/search/groups_d.js
@@ -0,0 +1,11 @@
+var searchData=
+[
+  ['statistics_20functions',['Statistics Functions',['../group__groupStats.html',1,'']]],
+  ['support_20functions',['Support Functions',['../group__groupSupport.html',1,'']]],
+  ['signal_20convergence_20example',['Signal Convergence Example',['../group__SignalConvergence.html',1,'']]],
+  ['sine',['Sine',['../group__sin.html',1,'']]],
+  ['sine_20cosine',['Sine Cosine',['../group__SinCos.html',1,'']]],
+  ['sinecosine_20example',['SineCosine Example',['../group__SinCosExample.html',1,'']]],
+  ['square_20root',['Square Root',['../group__SQRT.html',1,'']]],
+  ['standard_20deviation',['Standard deviation',['../group__STD.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/groups_e.html b/docs/DSP/html/search/groups_e.html
new file mode 100644
index 0000000..06d4d66
--- /dev/null
+++ b/docs/DSP/html/search/groups_e.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/groups_e.js b/docs/DSP/html/search/groups_e.js
new file mode 100644
index 0000000..07cd262
--- /dev/null
+++ b/docs/DSP/html/search/groups_e.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['transform_20functions',['Transform Functions',['../group__groupTransforms.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/groups_f.html b/docs/DSP/html/search/groups_f.html
new file mode 100644
index 0000000..7380f80
--- /dev/null
+++ b/docs/DSP/html/search/groups_f.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/groups_f.js b/docs/DSP/html/search/groups_f.js
new file mode 100644
index 0000000..899434b
--- /dev/null
+++ b/docs/DSP/html/search/groups_f.js
@@ -0,0 +1,20 @@
+var searchData=
+[
+  ['vector_20absolute_20value',['Vector Absolute Value',['../group__BasicAbs.html',1,'']]],
+  ['vector_20addition',['Vector Addition',['../group__BasicAdd.html',1,'']]],
+  ['vector_20multiplication',['Vector Multiplication',['../group__BasicMult.html',1,'']]],
+  ['vector_20subtraction',['Vector Subtraction',['../group__BasicSub.html',1,'']]],
+  ['vector_20clarke_20transform',['Vector Clarke Transform',['../group__clarke.html',1,'']]],
+  ['vector_20copy',['Vector Copy',['../group__copy.html',1,'']]],
+  ['vector_20dot_20product',['Vector Dot Product',['../group__dot__prod.html',1,'']]],
+  ['vector_20fill',['Vector Fill',['../group__Fill.html',1,'']]],
+  ['vector_20inverse_20clarke_20transform',['Vector Inverse Clarke Transform',['../group__inv__clarke.html',1,'']]],
+  ['vector_20inverse_20park_20transform',['Vector Inverse Park transform',['../group__inv__park.html',1,'']]],
+  ['vector_20negate',['Vector Negate',['../group__negate.html',1,'']]],
+  ['vector_20offset',['Vector Offset',['../group__offset.html',1,'']]],
+  ['vector_20park_20transform',['Vector Park Transform',['../group__park.html',1,'']]],
+  ['vector_20scale',['Vector Scale',['../group__scale.html',1,'']]],
+  ['vector_20shift',['Vector Shift',['../group__shift.html',1,'']]],
+  ['variance',['Variance',['../group__variance.html',1,'']]],
+  ['variance_20example',['Variance Example',['../group__VarianceExample.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/mag_sel.png b/docs/DSP/html/search/mag_sel.png
new file mode 100644
index 0000000..81f6040
Binary files /dev/null and b/docs/DSP/html/search/mag_sel.png differ
diff --git a/docs/DSP/html/search/nomatches.html b/docs/DSP/html/search/nomatches.html
new file mode 100644
index 0000000..b1ded27
--- /dev/null
+++ b/docs/DSP/html/search/nomatches.html
@@ -0,0 +1,12 @@
+
+
+
+
+
+
+
+
    
+
    No Matches
    
+
    
+
+
diff --git a/docs/DSP/html/search/pages_0.html b/docs/DSP/html/search/pages_0.html
new file mode 100644
index 0000000..c51c834
--- /dev/null
+++ b/docs/DSP/html/search/pages_0.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/pages_0.js b/docs/DSP/html/search/pages_0.js
new file mode 100644
index 0000000..68011c4
--- /dev/null
+++ b/docs/DSP/html/search/pages_0.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['cmsis_20dsp_20software_20library',['CMSIS DSP Software Library',['../index.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/pages_1.html b/docs/DSP/html/search/pages_1.html
new file mode 100644
index 0000000..2a98fce
--- /dev/null
+++ b/docs/DSP/html/search/pages_1.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/pages_1.js b/docs/DSP/html/search/pages_1.js
new file mode 100644
index 0000000..038da54
--- /dev/null
+++ b/docs/DSP/html/search/pages_1.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['deprecated_20list',['Deprecated List',['../deprecated.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/pages_2.html b/docs/DSP/html/search/pages_2.html
new file mode 100644
index 0000000..0711a0b
--- /dev/null
+++ b/docs/DSP/html/search/pages_2.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/pages_2.js b/docs/DSP/html/search/pages_2.js
new file mode 100644
index 0000000..32e03c4
--- /dev/null
+++ b/docs/DSP/html/search/pages_2.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['revision_20history_20of_20cmsis_2ddsp',['Revision History of CMSIS-DSP',['../ChangeLog_pg.html',1,'']]]
+];
diff --git a/docs/DSP/html/search/search.css b/docs/DSP/html/search/search.css
new file mode 100644
index 0000000..1746d13
--- /dev/null
+++ b/docs/DSP/html/search/search.css
@@ -0,0 +1,240 @@
+/*---------------- Search Box */
+
+#FSearchBox {
+    float: left;
+}
+
+#searchli {
+    float: right;
+    display: block;
+    width: 170px;
+    height: 24px;
+}
+
+#MSearchBox {
+    white-space : nowrap;
+    position: absolute;
+    float: none;
+    display: inline;
+    margin-top: 3px;
+    right: 0px;
+    width: 170px;
+    z-index: 102;
+}
+
+#MSearchBox .left
+{
+    display:block;
+    position:absolute;
+    left:10px;
+    width:20px;
+    height:19px;
+    background:url('search_l.png') no-repeat;
+    background-position:right;
+}
+
+#MSearchSelect {
+    display:block;
+    position:absolute;
+    width:20px;
+    height:19px;
+}
+
+.left #MSearchSelect {
+    left:4px;
+}
+
+.right #MSearchSelect {
+    right:5px;
+}
+
+#MSearchField {
+    display:block;
+    position:absolute;
+    height:19px;
+    background:url('search_m.png') repeat-x;
+    border:none;
+    width:116px;
+    margin-left:20px;
+    padding-left:4px;
+    color: #909090;
+    outline: none;
+    font: 9pt Arial, Verdana, sans-serif;
+}
+
+#FSearchBox #MSearchField {
+    margin-left:15px;
+}
+
+#MSearchBox .right {
+    display:block;
+    position:absolute;
+    right:10px;
+    top:0px;
+    width:20px;
+    height:19px;
+    background:url('search_r.png') no-repeat;
+    background-position:left;
+}
+
+#MSearchClose {
+    display: none;
+    position: absolute;
+    top: 4px;
+    background : none;
+    border: none;
+    margin: 0px 4px 0px 0px;
+    padding: 0px 0px;
+    outline: none;
+}
+
+.left #MSearchClose {
+    left: 6px;
+}
+
+.right #MSearchClose {
+    right: 2px;
+}
+
+.MSearchBoxActive #MSearchField {
+    color: #000000;
+}
+
+/*---------------- Search filter selection */
+
+#MSearchSelectWindow {
+    display: none;
+    position: absolute;
+    left: 0; top: 0;
+    border: 1px solid #90A5CE;
+    background-color: #F9FAFC;
+    z-index: 1;
+    padding-top: 4px;
+    padding-bottom: 4px;
+    -moz-border-radius: 4px;
+    -webkit-border-top-left-radius: 4px;
+    -webkit-border-top-right-radius: 4px;
+    -webkit-border-bottom-left-radius: 4px;
+    -webkit-border-bottom-right-radius: 4px;
+    -webkit-box-shadow: 5px 5px 5px rgba(0, 0, 0, 0.15);
+}
+
+.SelectItem {
+    font: 8pt Arial, Verdana, sans-serif;
+    padding-left:  2px;
+    padding-right: 12px;
+    border: 0px;
+}
+
+span.SelectionMark {
+    margin-right: 4px;
+    font-family: monospace;
+    outline-style: none;
+    text-decoration: none;
+}
+
+a.SelectItem {
+    display: block;
+    outline-style: none;
+    color: #000000; 
+    text-decoration: none;
+    padding-left:   6px;
+    padding-right: 12px;
+}
+
+a.SelectItem:focus,
+a.SelectItem:active {
+    color: #000000; 
+    outline-style: none;
+    text-decoration: none;
+}
+
+a.SelectItem:hover {
+    color: #FFFFFF;
+    background-color: #3D578C;
+    outline-style: none;
+    text-decoration: none;
+    cursor: pointer;
+    display: block;
+}
+
+/*---------------- Search results window */
+
+iframe#MSearchResults {
+    width: 60ex;
+    height: 15em;
+}
+
+#MSearchResultsWindow {
+    display: none;
+    position: absolute;
+    left: 0; top: 0;
+    border: 1px solid #000;
+    background-color: #EEF1F7;
+}
+
+/* ----------------------------------- */
+
+
+#SRIndex {
+    clear:both; 
+    padding-bottom: 15px;
+}
+
+.SREntry {
+    font-size: 10pt;
+    padding-left: 1ex;
+}
+
+.SRPage .SREntry {
+    font-size: 8pt;
+    padding: 1px 5px;
+}
+
+body.SRPage {
+    margin: 5px 2px;
+}
+
+.SRChildren {
+    padding-left: 3ex; padding-bottom: .5em 
+}
+
+.SRPage .SRChildren {
+    display: none;
+}
+
+.SRSymbol {
+    font-weight: bold; 
+    color: #425E97;
+    font-family: Arial, Verdana, sans-serif;
+    text-decoration: none;
+    outline: none;
+}
+
+a.SRScope {
+    display: block;
+    color: #425E97; 
+    font-family: Arial, Verdana, sans-serif;
+    text-decoration: none;
+    outline: none;
+}
+
+a.SRSymbol:focus, a.SRSymbol:active,
+a.SRScope:focus, a.SRScope:active {
+    text-decoration: underline;
+}
+
+.SRPage .SRStatus {
+    padding: 2px 5px;
+    font-size: 8pt;
+    font-style: italic;
+}
+
+.SRResult {
+    display: none;
+}
+
+DIV.searchresults {
+    margin-left: 10px;
+    margin-right: 10px;
+}
diff --git a/docs/DSP/html/search/search.js b/docs/DSP/html/search/search.js
new file mode 100644
index 0000000..4b3bf9b
--- /dev/null
+++ b/docs/DSP/html/search/search.js
@@ -0,0 +1,813 @@
+// Search script generated by doxygen
+// Copyright (C) 2009 by Dimitri van Heesch.
+
+// The code in this file is loosly based on main.js, part of Natural Docs,
+// which is Copyright (C) 2003-2008 Greg Valure
+// Natural Docs is licensed under the GPL.
+
+var indexSectionsWithContent =
+{
+  0: "_abcdefghiklmnopqrstuvwx",
+  1: "a",
+  2: "ah",
+  3: "_acgmst",
+  4: "abcdefgiklmnoprstvwx",
+  5: "fq",
+  6: "a",
+  7: "a",
+  8: "_abcdfimnpstux",
+  9: "bcdefghilmnprstv",
+  10: "cdr"
+};
+
+var indexSectionNames =
+{
+  0: "all",
+  1: "classes",
+  2: "files",
+  3: "functions",
+  4: "variables",
+  5: "typedefs",
+  6: "enums",
+  7: "enumvalues",
+  8: "defines",
+  9: "groups",
+  10: "pages"
+};
+
+function convertToId(search)
+{
+  var result = '';
+  for (i=0;i do a search
+    {
+      this.Search();
+    }
+  }
+
+  this.OnSearchSelectKey = function(evt)
+  {
+    var e = (evt) ? evt : window.event; // for IE
+    if (e.keyCode==40 && this.searchIndex0) // Up
+    {
+      this.searchIndex--;
+      this.OnSelectItem(this.searchIndex);
+    }
+    else if (e.keyCode==13 || e.keyCode==27)
+    {
+      this.OnSelectItem(this.searchIndex);
+      this.CloseSelectionWindow();
+      this.DOMSearchField().focus();
+    }
+    return false;
+  }
+
+  // --------- Actions
+
+  // Closes the results window.
+  this.CloseResultsWindow = function()
+  {
+    this.DOMPopupSearchResultsWindow().style.display = 'none';
+    this.DOMSearchClose().style.display = 'none';
+    this.Activate(false);
+  }
+
+  this.CloseSelectionWindow = function()
+  {
+    this.DOMSearchSelectWindow().style.display = 'none';
+  }
+
+  // Performs a search.
+  this.Search = function()
+  {
+    this.keyTimeout = 0;
+
+    // strip leading whitespace
+    var searchValue = this.DOMSearchField().value.replace(/^ +/, "");
+
+    var code = searchValue.toLowerCase().charCodeAt(0);
+    var idxChar = searchValue.substr(0, 1).toLowerCase();
+    if ( 0xD800 <= code && code <= 0xDBFF && searchValue > 1) // surrogate pair
+    {
+      idxChar = searchValue.substr(0, 2);
+    }
+
+    var resultsPage;
+    var resultsPageWithSearch;
+    var hasResultsPage;
+
+    var idx = indexSectionsWithContent[this.searchIndex].indexOf(idxChar);
+    if (idx!=-1)
+    {
+       var hexCode=idx.toString(16);
+       resultsPage = this.resultsPath + '/' + indexSectionNames[this.searchIndex] + '_' + hexCode + '.html';
+       resultsPageWithSearch = resultsPage+'?'+escape(searchValue);
+       hasResultsPage = true;
+    }
+    else // nothing available for this search term
+    {
+       resultsPage = this.resultsPath + '/nomatches.html';
+       resultsPageWithSearch = resultsPage;
+       hasResultsPage = false;
+    }
+
+    window.frames.MSearchResults.location = resultsPageWithSearch;  
+    var domPopupSearchResultsWindow = this.DOMPopupSearchResultsWindow();
+
+    if (domPopupSearchResultsWindow.style.display!='block')
+    {
+       var domSearchBox = this.DOMSearchBox();
+       this.DOMSearchClose().style.display = 'inline';
+       if (this.insideFrame)
+       {
+         var domPopupSearchResults = this.DOMPopupSearchResults();
+         domPopupSearchResultsWindow.style.position = 'relative';
+         domPopupSearchResultsWindow.style.display  = 'block';
+         var width = document.body.clientWidth - 8; // the -8 is for IE :-(
+         domPopupSearchResultsWindow.style.width    = width + 'px';
+         domPopupSearchResults.style.width          = width + 'px';
+       }
+       else
+       {
+         var domPopupSearchResults = this.DOMPopupSearchResults();
+         var left = getXPos(domSearchBox) + 150; // domSearchBox.offsetWidth;
+         var top  = getYPos(domSearchBox) + 20;  // domSearchBox.offsetHeight + 1;
+         domPopupSearchResultsWindow.style.display = 'block';
+         left -= domPopupSearchResults.offsetWidth;
+         domPopupSearchResultsWindow.style.top     = top  + 'px';
+         domPopupSearchResultsWindow.style.left    = left + 'px';
+       }
+    }
+
+    this.lastSearchValue = searchValue;
+    this.lastResultsPage = resultsPage;
+  }
+
+  // -------- Activation Functions
+
+  // Activates or deactivates the search panel, resetting things to 
+  // their default values if necessary. 
+  this.Activate = function(isActive)
+  {
+    if (isActive || // open it
+        this.DOMPopupSearchResultsWindow().style.display == 'block' 
+       )
+    {
+      this.DOMSearchBox().className = 'MSearchBoxActive';
+
+      var searchField = this.DOMSearchField();
+
+      if (searchField.value == this.searchLabel) // clear "Search" term upon entry
+      {  
+        searchField.value = '';  
+        this.searchActive = true;
+      }
+    }
+    else if (!isActive) // directly remove the panel
+    {
+      this.DOMSearchBox().className = 'MSearchBoxInactive';
+      this.DOMSearchField().value   = this.searchLabel;
+      this.searchActive             = false;
+      this.lastSearchValue          = ''
+      this.lastResultsPage          = '';
+    }
+  }
+}
+
+// -----------------------------------------------------------------------
+
+// The class that handles everything on the search results page.
+function SearchResults(name)
+{
+    // The number of matches from the last run of .
+    this.lastMatchCount = 0;
+    this.lastKey = 0;
+    this.repeatOn = false;
+
+    // Toggles the visibility of the passed element ID.
+    this.FindChildElement = function(id)
+    {
+      var parentElement = document.getElementById(id);
+      var element = parentElement.firstChild;
+
+      while (element && element!=parentElement)
+      {
+        if (element.nodeName == 'DIV' && element.className == 'SRChildren')
+        {
+          return element;
+        }
+
+        if (element.nodeName == 'DIV' && element.hasChildNodes())
+        {  
+           element = element.firstChild;  
+        }
+        else if (element.nextSibling)
+        {  
+           element = element.nextSibling;  
+        }
+        else
+        {
+          do
+          {
+            element = element.parentNode;
+          }
+          while (element && element!=parentElement && !element.nextSibling);
+
+          if (element && element!=parentElement)
+          {  
+            element = element.nextSibling;  
+          }
+        }
+      }
+    }
+
+    this.Toggle = function(id)
+    {
+      var element = this.FindChildElement(id);
+      if (element)
+      {
+        if (element.style.display == 'block')
+        {
+          element.style.display = 'none';
+        }
+        else
+        {
+          element.style.display = 'block';
+        }
+      }
+    }
+
+    // Searches for the passed string.  If there is no parameter,
+    // it takes it from the URL query.
+    //
+    // Always returns true, since other documents may try to call it
+    // and that may or may not be possible.
+    this.Search = function(search)
+    {
+      if (!search) // get search word from URL
+      {
+        search = window.location.search;
+        search = search.substring(1);  // Remove the leading '?'
+        search = unescape(search);
+      }
+
+      search = search.replace(/^ +/, ""); // strip leading spaces
+      search = search.replace(/ +$/, ""); // strip trailing spaces
+      search = search.toLowerCase();
+      search = convertToId(search);
+
+      var resultRows = document.getElementsByTagName("div");
+      var matches = 0;
+
+      var i = 0;
+      while (i < resultRows.length)
+      {
+        var row = resultRows.item(i);
+        if (row.className == "SRResult")
+        {
+          var rowMatchName = row.id.toLowerCase();
+          rowMatchName = rowMatchName.replace(/^sr\d*_/, ''); // strip 'sr123_'
+
+          if (search.length<=rowMatchName.length && 
+             rowMatchName.substr(0, search.length)==search)
+          {
+            row.style.display = 'block';
+            matches++;
+          }
+          else
+          {
+            row.style.display = 'none';
+          }
+        }
+        i++;
+      }
+      document.getElementById("Searching").style.display='none';
+      if (matches == 0) // no results
+      {
+        document.getElementById("NoMatches").style.display='block';
+      }
+      else // at least one result
+      {
+        document.getElementById("NoMatches").style.display='none';
+      }
+      this.lastMatchCount = matches;
+      return true;
+    }
+
+    // return the first item with index index or higher that is visible
+    this.NavNext = function(index)
+    {
+      var focusItem;
+      while (1)
+      {
+        var focusName = 'Item'+index;
+        focusItem = document.getElementById(focusName);
+        if (focusItem && focusItem.parentNode.parentNode.style.display=='block')
+        {
+          break;
+        }
+        else if (!focusItem) // last element
+        {
+          break;
+        }
+        focusItem=null;
+        index++;
+      }
+      return focusItem;
+    }
+
+    this.NavPrev = function(index)
+    {
+      var focusItem;
+      while (1)
+      {
+        var focusName = 'Item'+index;
+        focusItem = document.getElementById(focusName);
+        if (focusItem && focusItem.parentNode.parentNode.style.display=='block')
+        {
+          break;
+        }
+        else if (!focusItem) // last element
+        {
+          break;
+        }
+        focusItem=null;
+        index--;
+      }
+      return focusItem;
+    }
+
+    this.ProcessKeys = function(e)
+    {
+      if (e.type == "keydown") 
+      {
+        this.repeatOn = false;
+        this.lastKey = e.keyCode;
+      }
+      else if (e.type == "keypress")
+      {
+        if (!this.repeatOn)
+        {
+          if (this.lastKey) this.repeatOn = true;
+          return false; // ignore first keypress after keydown
+        }
+      }
+      else if (e.type == "keyup")
+      {
+        this.lastKey = 0;
+        this.repeatOn = false;
+      }
+      return this.lastKey!=0;
+    }
+
+    this.Nav = function(evt,itemIndex) 
+    {
+      var e  = (evt) ? evt : window.event; // for IE
+      if (e.keyCode==13) return true;
+      if (!this.ProcessKeys(e)) return false;
+
+      if (this.lastKey==38) // Up
+      {
+        var newIndex = itemIndex-1;
+        var focusItem = this.NavPrev(newIndex);
+        if (focusItem)
+        {
+          var child = this.FindChildElement(focusItem.parentNode.parentNode.id);
+          if (child && child.style.display == 'block') // children visible
+          { 
+            var n=0;
+            var tmpElem;
+            while (1) // search for last child
+            {
+              tmpElem = document.getElementById('Item'+newIndex+'_c'+n);
+              if (tmpElem)
+              {
+                focusItem = tmpElem;
+              }
+              else // found it!
+              {
+                break;
+              }
+              n++;
+            }
+          }
+        }
+        if (focusItem)
+        {
+          focusItem.focus();
+        }
+        else // return focus to search field
+        {
+           parent.document.getElementById("MSearchField").focus();
+        }
+      }
+      else if (this.lastKey==40) // Down
+      {
+        var newIndex = itemIndex+1;
+        var focusItem;
+        var item = document.getElementById('Item'+itemIndex);
+        var elem = this.FindChildElement(item.parentNode.parentNode.id);
+        if (elem && elem.style.display == 'block') // children visible
+        {
+          focusItem = document.getElementById('Item'+itemIndex+'_c0');
+        }
+        if (!focusItem) focusItem = this.NavNext(newIndex);
+        if (focusItem)  focusItem.focus();
+      }
+      else if (this.lastKey==39) // Right
+      {
+        var item = document.getElementById('Item'+itemIndex);
+        var elem = this.FindChildElement(item.parentNode.parentNode.id);
+        if (elem) elem.style.display = 'block';
+      }
+      else if (this.lastKey==37) // Left
+      {
+        var item = document.getElementById('Item'+itemIndex);
+        var elem = this.FindChildElement(item.parentNode.parentNode.id);
+        if (elem) elem.style.display = 'none';
+      }
+      else if (this.lastKey==27) // Escape
+      {
+        parent.searchBox.CloseResultsWindow();
+        parent.document.getElementById("MSearchField").focus();
+      }
+      else if (this.lastKey==13) // Enter
+      {
+        return true;
+      }
+      return false;
+    }
+
+    this.NavChild = function(evt,itemIndex,childIndex)
+    {
+      var e  = (evt) ? evt : window.event; // for IE
+      if (e.keyCode==13) return true;
+      if (!this.ProcessKeys(e)) return false;
+
+      if (this.lastKey==38) // Up
+      {
+        if (childIndex>0)
+        {
+          var newIndex = childIndex-1;
+          document.getElementById('Item'+itemIndex+'_c'+newIndex).focus();
+        }
+        else // already at first child, jump to parent
+        {
+          document.getElementById('Item'+itemIndex).focus();
+        }
+      }
+      else if (this.lastKey==40) // Down
+      {
+        var newIndex = childIndex+1;
+        var elem = document.getElementById('Item'+itemIndex+'_c'+newIndex);
+        if (!elem) // last child, jump to parent next parent
+        {
+          elem = this.NavNext(itemIndex+1);
+        }
+        if (elem)
+        {
+          elem.focus();
+        } 
+      }
+      else if (this.lastKey==27) // Escape
+      {
+        parent.searchBox.CloseResultsWindow();
+        parent.document.getElementById("MSearchField").focus();
+      }
+      else if (this.lastKey==13) // Enter
+      {
+        return true;
+      }
+      return false;
+    }
+}
+
+function setKeyActions(elem,action)
+{
+  elem.setAttribute('onkeydown',action);
+  elem.setAttribute('onkeypress',action);
+  elem.setAttribute('onkeyup',action);
+}
+
+function setClassAttr(elem,attr)
+{
+  elem.setAttribute('class',attr);
+  elem.setAttribute('className',attr);
+}
+
+function createResults()
+{
+  var results = document.getElementById("SRResults");
+  for (var e=0; e
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/typedefs_0.js b/docs/DSP/html/search/typedefs_0.js
new file mode 100644
index 0000000..2b580b2
--- /dev/null
+++ b/docs/DSP/html/search/typedefs_0.js
@@ -0,0 +1,5 @@
+var searchData=
+[
+  ['float32_5ft',['float32_t',['../arm__math_8h.html#a4611b605e45ab401f02cab15c5e38715',1,'arm_math.h']]],
+  ['float64_5ft',['float64_t',['../arm__math_8h.html#ac55f3ae81b5bc9053760baacf57e47f4',1,'arm_math.h']]]
+];
diff --git a/docs/DSP/html/search/typedefs_1.html b/docs/DSP/html/search/typedefs_1.html
new file mode 100644
index 0000000..455fe2b
--- /dev/null
+++ b/docs/DSP/html/search/typedefs_1.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/typedefs_1.js b/docs/DSP/html/search/typedefs_1.js
new file mode 100644
index 0000000..8efe4a8
--- /dev/null
+++ b/docs/DSP/html/search/typedefs_1.js
@@ -0,0 +1,7 @@
+var searchData=
+[
+  ['q15_5ft',['q15_t',['../arm__math_8h.html#ab5a8fb21a5b3b983d5f54f31614052ea',1,'arm_math.h']]],
+  ['q31_5ft',['q31_t',['../arm__math_8h.html#adc89a3547f5324b7b3b95adec3806bc0',1,'arm_math.h']]],
+  ['q63_5ft',['q63_t',['../arm__math_8h.html#a5aea1cb12fc02d9d44c8abf217eaa5c6',1,'arm_math.h']]],
+  ['q7_5ft',['q7_t',['../arm__math_8h.html#ae541b6f232c305361e9b416fc9eed263',1,'arm_math.h']]]
+];
diff --git a/docs/DSP/html/search/variables_0.html b/docs/DSP/html/search/variables_0.html
new file mode 100644
index 0000000..1b8adc9
--- /dev/null
+++ b/docs/DSP/html/search/variables_0.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_0.js b/docs/DSP/html/search/variables_0.js
new file mode 100644
index 0000000..4725e92
--- /dev/null
+++ b/docs/DSP/html/search/variables_0.js
@@ -0,0 +1,87 @@
+var searchData=
+[
+  ['a0',['A0',['../structarm__pid__instance__q15.html#ad77f3a2823c7f96de42c92a3fbf3246b',1,'arm_pid_instance_q15::A0()'],['../structarm__pid__instance__q31.html#aa5332635ce9c7078cdb4c1ecf442eadd',1,'arm_pid_instance_q31::A0()'],['../structarm__pid__instance__f32.html#ad7b0bed64915d0a25a3409fa2dc45556',1,'arm_pid_instance_f32::A0()']]],
+  ['a1',['A1',['../structarm__pid__instance__q15.html#ad8ac5ff736c0e51180398c31f777f18a',1,'arm_pid_instance_q15::A1()'],['../structarm__pid__instance__q31.html#a2f7492bd6fb92fae5e2de7fbbec39b0e',1,'arm_pid_instance_q31::A1()'],['../structarm__pid__instance__f32.html#a7def89571c50f7137a213326a396e560',1,'arm_pid_instance_f32::A1()']]],
+  ['a2',['A2',['../structarm__pid__instance__q15.html#a33e8b4c2d3e24b8b494f6edca6a89c1b',1,'arm_pid_instance_q15::A2()'],['../structarm__pid__instance__q31.html#a3e34537c53af4f9ad7bfffa4dff27c82',1,'arm_pid_instance_q31::A2()'],['../structarm__pid__instance__f32.html#a155acf642ba2f521869f19d694cd7fa0',1,'arm_pid_instance_f32::A2()']]],
+  ['a_5ff32',['A_f32',['../arm__matrix__example__f32_8c.html#aed27b92d9847194d9dcce40cecf2b48a',1,'arm_matrix_example_f32.c']]],
+  ['ak',['Ak',['../arm__convolution__example__f32_8c.html#aed74eacd4b96cc7f71b64d18f2e95705',1,'arm_convolution_example_f32.c']]],
+  ['arm_5fcfft_5fsr_5ff32_5flen1024',['arm_cfft_sR_f32_len1024',['../arm__const__structs_8h.html#a05abc294a9159abbd6ffb4f188fe18b1',1,'arm_cfft_sR_f32_len1024(): arm_const_structs.c'],['../arm__const__structs_8c.html#a05abc294a9159abbd6ffb4f188fe18b1',1,'arm_cfft_sR_f32_len1024(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5ff32_5flen128',['arm_cfft_sR_f32_len128',['../arm__const__structs_8h.html#ad283193397ba476465a330db9a955973',1,'arm_cfft_sR_f32_len128(): arm_const_structs.c'],['../arm__const__structs_8c.html#ad283193397ba476465a330db9a955973',1,'arm_cfft_sR_f32_len128(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5ff32_5flen16',['arm_cfft_sR_f32_len16',['../arm__const__structs_8h.html#a27127e9d3deb59df12747233b1b9ea31',1,'arm_cfft_sR_f32_len16(): arm_const_structs.c'],['../arm__const__structs_8c.html#a27127e9d3deb59df12747233b1b9ea31',1,'arm_cfft_sR_f32_len16(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5ff32_5flen2048',['arm_cfft_sR_f32_len2048',['../arm__const__structs_8h.html#a8d2fad347dcadc47377e1226231b9f62',1,'arm_cfft_sR_f32_len2048(): arm_const_structs.c'],['../arm__const__structs_8c.html#a8d2fad347dcadc47377e1226231b9f62',1,'arm_cfft_sR_f32_len2048(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5ff32_5flen256',['arm_cfft_sR_f32_len256',['../arm__const__structs_8h.html#aeb2f0a0be605963264217cc10b7bd3b2',1,'arm_cfft_sR_f32_len256(): arm_const_structs.c'],['../arm__const__structs_8c.html#aeb2f0a0be605963264217cc10b7bd3b2',1,'arm_cfft_sR_f32_len256(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5ff32_5flen32',['arm_cfft_sR_f32_len32',['../arm__const__structs_8h.html#a5fed2b5e0cc4cb5b8675f14daf226a25',1,'arm_cfft_sR_f32_len32(): arm_const_structs.c'],['../arm__const__structs_8c.html#a5fed2b5e0cc4cb5b8675f14daf226a25',1,'arm_cfft_sR_f32_len32(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5ff32_5flen4096',['arm_cfft_sR_f32_len4096',['../arm__const__structs_8h.html#a01d2dbdb8193d43c2b7f003f9cb9a39d',1,'arm_cfft_sR_f32_len4096(): arm_const_structs.c'],['../arm__const__structs_8c.html#a01d2dbdb8193d43c2b7f003f9cb9a39d',1,'arm_cfft_sR_f32_len4096(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5ff32_5flen512',['arm_cfft_sR_f32_len512',['../arm__const__structs_8h.html#a15f6e533f5cfeb014839303d8ed52e19',1,'arm_cfft_sR_f32_len512(): arm_const_structs.c'],['../arm__const__structs_8c.html#a15f6e533f5cfeb014839303d8ed52e19',1,'arm_cfft_sR_f32_len512(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5ff32_5flen64',['arm_cfft_sR_f32_len64',['../arm__const__structs_8h.html#af94d90db836f662321946154c76b5b80',1,'arm_cfft_sR_f32_len64(): arm_const_structs.c'],['../arm__const__structs_8c.html#af94d90db836f662321946154c76b5b80',1,'arm_cfft_sR_f32_len64(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq15_5flen1024',['arm_cfft_sR_q15_len1024',['../arm__const__structs_8h.html#ad343fb2e4cba826f092f9d72c4adc831',1,'arm_cfft_sR_q15_len1024(): arm_const_structs.c'],['../arm__const__structs_8c.html#ad343fb2e4cba826f092f9d72c4adc831',1,'arm_cfft_sR_q15_len1024(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq15_5flen128',['arm_cfft_sR_q15_len128',['../arm__const__structs_8h.html#a736a97efd37c6386dab8db730904f69b',1,'arm_cfft_sR_q15_len128(): arm_const_structs.c'],['../arm__const__structs_8c.html#a736a97efd37c6386dab8db730904f69b',1,'arm_cfft_sR_q15_len128(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq15_5flen16',['arm_cfft_sR_q15_len16',['../arm__const__structs_8h.html#a7ed661717c58b18f3e557daa72f2b91b',1,'arm_cfft_sR_q15_len16(): arm_const_structs.c'],['../arm__const__structs_8c.html#a7ed661717c58b18f3e557daa72f2b91b',1,'arm_cfft_sR_q15_len16(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq15_5flen2048',['arm_cfft_sR_q15_len2048',['../arm__const__structs_8h.html#a92c94dc79c66ec66c95f793aedb964b9',1,'arm_cfft_sR_q15_len2048(): arm_const_structs.c'],['../arm__const__structs_8c.html#a92c94dc79c66ec66c95f793aedb964b9',1,'arm_cfft_sR_q15_len2048(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq15_5flen256',['arm_cfft_sR_q15_len256',['../arm__const__structs_8h.html#ad80be0db1ea40c66b079404c48d2dcf4',1,'arm_cfft_sR_q15_len256(): arm_const_structs.c'],['../arm__const__structs_8c.html#ad80be0db1ea40c66b079404c48d2dcf4',1,'arm_cfft_sR_q15_len256(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq15_5flen32',['arm_cfft_sR_q15_len32',['../arm__const__structs_8h.html#a8d5426a822a6017235b5e10119606a90',1,'arm_cfft_sR_q15_len32(): arm_const_structs.c'],['../arm__const__structs_8c.html#a8d5426a822a6017235b5e10119606a90',1,'arm_cfft_sR_q15_len32(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq15_5flen4096',['arm_cfft_sR_q15_len4096',['../arm__const__structs_8h.html#ab57c118edaa3260f7f16686152845b18',1,'arm_cfft_sR_q15_len4096(): arm_const_structs.c'],['../arm__const__structs_8c.html#ab57c118edaa3260f7f16686152845b18',1,'arm_cfft_sR_q15_len4096(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq15_5flen512',['arm_cfft_sR_q15_len512',['../arm__const__structs_8h.html#a273b91ec86bb2bd8ac14e69252d487fb',1,'arm_cfft_sR_q15_len512(): arm_const_structs.c'],['../arm__const__structs_8c.html#a273b91ec86bb2bd8ac14e69252d487fb',1,'arm_cfft_sR_q15_len512(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq15_5flen64',['arm_cfft_sR_q15_len64',['../arm__const__structs_8h.html#a95c216e7dcfd59a8d40ef55ac223a749',1,'arm_cfft_sR_q15_len64(): arm_const_structs.c'],['../arm__const__structs_8c.html#a95c216e7dcfd59a8d40ef55ac223a749',1,'arm_cfft_sR_q15_len64(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq31_5flen1024',['arm_cfft_sR_q31_len1024',['../arm__const__structs_8h.html#ada9813a027999f3cff066c9f7b5df51b',1,'arm_cfft_sR_q31_len1024(): arm_const_structs.c'],['../arm__const__structs_8c.html#ada9813a027999f3cff066c9f7b5df51b',1,'arm_cfft_sR_q31_len1024(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq31_5flen128',['arm_cfft_sR_q31_len128',['../arm__const__structs_8h.html#a9a2fcdb54300f75ef1fafe02954e9a61',1,'arm_cfft_sR_q31_len128(): arm_const_structs.c'],['../arm__const__structs_8c.html#a9a2fcdb54300f75ef1fafe02954e9a61',1,'arm_cfft_sR_q31_len128(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq31_5flen16',['arm_cfft_sR_q31_len16',['../arm__const__structs_8h.html#a1336431c4d2a88d32c42308cfe2defa1',1,'arm_cfft_sR_q31_len16(): arm_const_structs.c'],['../arm__const__structs_8c.html#a1336431c4d2a88d32c42308cfe2defa1',1,'arm_cfft_sR_q31_len16(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq31_5flen2048',['arm_cfft_sR_q31_len2048',['../arm__const__structs_8h.html#a420622d75b277070784083ddd44b95fb',1,'arm_cfft_sR_q31_len2048(): arm_const_structs.c'],['../arm__const__structs_8c.html#a420622d75b277070784083ddd44b95fb',1,'arm_cfft_sR_q31_len2048(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq31_5flen256',['arm_cfft_sR_q31_len256',['../arm__const__structs_8h.html#a3f2de67938bd228918e40f60f18dd6b5',1,'arm_cfft_sR_q31_len256(): arm_const_structs.c'],['../arm__const__structs_8c.html#a3f2de67938bd228918e40f60f18dd6b5',1,'arm_cfft_sR_q31_len256(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq31_5flen32',['arm_cfft_sR_q31_len32',['../arm__const__structs_8h.html#a4c083c013ef17920cf8f28dc6f139a39',1,'arm_cfft_sR_q31_len32(): arm_const_structs.c'],['../arm__const__structs_8c.html#a4c083c013ef17920cf8f28dc6f139a39',1,'arm_cfft_sR_q31_len32(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq31_5flen4096',['arm_cfft_sR_q31_len4096',['../arm__const__structs_8h.html#abfc9595f40a1c7aaba85e1328d824b1c',1,'arm_cfft_sR_q31_len4096(): arm_const_structs.c'],['../arm__const__structs_8c.html#abfc9595f40a1c7aaba85e1328d824b1c',1,'arm_cfft_sR_q31_len4096(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq31_5flen512',['arm_cfft_sR_q31_len512',['../arm__const__structs_8h.html#aa337272cf78aaf6075e7e19d0a097d6f',1,'arm_cfft_sR_q31_len512(): arm_const_structs.c'],['../arm__const__structs_8c.html#aa337272cf78aaf6075e7e19d0a097d6f',1,'arm_cfft_sR_q31_len512(): arm_const_structs.c']]],
+  ['arm_5fcfft_5fsr_5fq31_5flen64',['arm_cfft_sR_q31_len64',['../arm__const__structs_8h.html#ad11668a5662334e0bc6a2811c9cb1047',1,'arm_cfft_sR_q31_len64(): arm_const_structs.c'],['../arm__const__structs_8c.html#ad11668a5662334e0bc6a2811c9cb1047',1,'arm_cfft_sR_q31_len64(): arm_const_structs.c']]],
+  ['arm_5flinear_5finterep_5ftable',['arm_linear_interep_table',['../arm__linear__interp__data_8c.html#a1a5a6c95f39221fcf8129fe478f54696',1,'arm_linear_interep_table(): arm_linear_interp_data.c'],['../arm__linear__interp__example__f32_8c.html#a1a5a6c95f39221fcf8129fe478f54696',1,'arm_linear_interep_table(): arm_linear_interp_data.c']]],
+  ['arm_5frfft_5ffast_5fsr_5ff32_5flen1024',['arm_rfft_fast_sR_f32_len1024',['../arm__const__structs_8c.html#ae81e5be1d74ff9100aa48ac2b7dbab6f',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5ffast_5fsr_5ff32_5flen128',['arm_rfft_fast_sR_f32_len128',['../arm__const__structs_8c.html#a77485fa0f6c801e1bc9f3a5fe66fa7d8',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5ffast_5fsr_5ff32_5flen2048',['arm_rfft_fast_sR_f32_len2048',['../arm__const__structs_8c.html#a8785d492b38eebb7f6515e814cf2ec52',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5ffast_5fsr_5ff32_5flen256',['arm_rfft_fast_sR_f32_len256',['../arm__const__structs_8c.html#a4134d8685008a79d2e0c31023b3bd3ab',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5ffast_5fsr_5ff32_5flen32',['arm_rfft_fast_sR_f32_len32',['../arm__const__structs_8c.html#a834fa3f8905ca3d6e3b0fa667cbb5f43',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5ffast_5fsr_5ff32_5flen4096',['arm_rfft_fast_sR_f32_len4096',['../arm__const__structs_8c.html#aa093878ddd5162ca3c5aa34139ac2ee3',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5ffast_5fsr_5ff32_5flen512',['arm_rfft_fast_sR_f32_len512',['../arm__const__structs_8c.html#aec88735d936c8e77dfd343dd9f9387b0',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5ffast_5fsr_5ff32_5flen64',['arm_rfft_fast_sR_f32_len64',['../arm__const__structs_8c.html#ad410b104e51ee39d6456caa71f209b94',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq15_5flen1024',['arm_rfft_sR_q15_len1024',['../arm__const__structs_8c.html#a9429fa1f2fcd3066078db0eb0f7f521f',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq15_5flen128',['arm_rfft_sR_q15_len128',['../arm__const__structs_8c.html#a76a4253c18e21421b446d44d39783235',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq15_5flen2048',['arm_rfft_sR_q15_len2048',['../arm__const__structs_8c.html#a955eb96261e079415ed49184e0570699',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq15_5flen256',['arm_rfft_sR_q15_len256',['../arm__const__structs_8c.html#ad05c5e728d9af5aa05f4e6a0acece3a8',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq15_5flen32',['arm_rfft_sR_q15_len32',['../arm__const__structs_8c.html#a87843f865bfc75f18c4e7bb148a9592c',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq15_5flen4096',['arm_rfft_sR_q15_len4096',['../arm__const__structs_8c.html#a04c5f79788a84d9028b68bb490ecb733',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq15_5flen512',['arm_rfft_sR_q15_len512',['../arm__const__structs_8c.html#a389fbacd9e68b23c002216c655a5414a',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq15_5flen64',['arm_rfft_sR_q15_len64',['../arm__const__structs_8c.html#add4e4137eb886a047d75e6d2cb2649f2',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq15_5flen8192',['arm_rfft_sR_q15_len8192',['../arm__const__structs_8c.html#a45da4978e66be1e3a1dfb3a4973b79f8',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq31_5flen1024',['arm_rfft_sR_q31_len1024',['../arm__const__structs_8c.html#a2ca5b9cc1dc219c6c96d7629c3947319',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq31_5flen128',['arm_rfft_sR_q31_len128',['../arm__const__structs_8c.html#acb5fa238c0fcf7efec698eb57f6535dd',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq31_5flen2048',['arm_rfft_sR_q31_len2048',['../arm__const__structs_8c.html#ae17140f0e1e528e2fe04d09e777e1912',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq31_5flen256',['arm_rfft_sR_q31_len256',['../arm__const__structs_8c.html#a491956234794eb999703634126241dc2',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq31_5flen32',['arm_rfft_sR_q31_len32',['../arm__const__structs_8c.html#ac0dba98698402a40b1d08f9b1e27614d',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq31_5flen4096',['arm_rfft_sR_q31_len4096',['../arm__const__structs_8c.html#a00d25b3df24599ae72e0c1fe9cdcb569',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq31_5flen512',['arm_rfft_sR_q31_len512',['../arm__const__structs_8c.html#af5306b34af37e0c59166d047c2d69148',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq31_5flen64',['arm_rfft_sR_q31_len64',['../arm__const__structs_8c.html#a9a9c7e356f2b129f84c1921fdad33964',1,'arm_const_structs.c']]],
+  ['arm_5frfft_5fsr_5fq31_5flen8192',['arm_rfft_sR_q31_len8192',['../arm__const__structs_8c.html#ab0a47bce71cb6654702e52b166738af9',1,'arm_const_structs.c']]],
+  ['armbitrevindextable1024',['armBitRevIndexTable1024',['../arm__common__tables_8h.html#a08dd0b98fa4cc50cad0f48ce752f8149',1,'armBitRevIndexTable1024(): arm_common_tables.c'],['../arm__common__tables_8c.html#a08dd0b98fa4cc50cad0f48ce752f8149',1,'armBitRevIndexTable1024(): arm_common_tables.c']]],
+  ['armbitrevindextable128',['armBitRevIndexTable128',['../arm__common__tables_8h.html#a04711bbb245f2ac7202db666eaaf10f2',1,'armBitRevIndexTable128(): arm_common_tables.c'],['../arm__common__tables_8c.html#a04711bbb245f2ac7202db666eaaf10f2',1,'armBitRevIndexTable128(): arm_common_tables.c']]],
+  ['armbitrevindextable16',['armBitRevIndexTable16',['../arm__common__tables_8h.html#a1d4574fdfbfd5698054602b26ad97575',1,'armBitRevIndexTable16(): arm_common_tables.c'],['../arm__common__tables_8c.html#a1d4574fdfbfd5698054602b26ad97575',1,'armBitRevIndexTable16(): arm_common_tables.c']]],
+  ['armbitrevindextable2048',['armBitRevIndexTable2048',['../arm__common__tables_8h.html#adaa1b91f1cb7be2c5e236a3c3352caa0',1,'armBitRevIndexTable2048(): arm_common_tables.c'],['../arm__common__tables_8c.html#adaa1b91f1cb7be2c5e236a3c3352caa0',1,'armBitRevIndexTable2048(): arm_common_tables.c']]],
+  ['armbitrevindextable256',['armBitRevIndexTable256',['../arm__common__tables_8h.html#a77b17c8e7539af315c57de27610d8407',1,'armBitRevIndexTable256(): arm_common_tables.c'],['../arm__common__tables_8c.html#a77b17c8e7539af315c57de27610d8407',1,'armBitRevIndexTable256(): arm_common_tables.c']]],
+  ['armbitrevindextable32',['armBitRevIndexTable32',['../arm__common__tables_8h.html#a5eee9bb0fadbf7753c02cfcff1226185',1,'armBitRevIndexTable32(): arm_common_tables.c'],['../arm__common__tables_8c.html#a5eee9bb0fadbf7753c02cfcff1226185',1,'armBitRevIndexTable32(): arm_common_tables.c']]],
+  ['armbitrevindextable4096',['armBitRevIndexTable4096',['../arm__common__tables_8h.html#a8ffa3e551ae1de2bdafc33beba9c83eb',1,'armBitRevIndexTable4096(): arm_common_tables.c'],['../arm__common__tables_8c.html#a8ffa3e551ae1de2bdafc33beba9c83eb',1,'armBitRevIndexTable4096(): arm_common_tables.c']]],
+  ['armbitrevindextable512',['armBitRevIndexTable512',['../arm__common__tables_8h.html#a297a311183fb6d17d7ee0152ad1e43f3',1,'armBitRevIndexTable512(): arm_common_tables.c'],['../arm__common__tables_8c.html#a297a311183fb6d17d7ee0152ad1e43f3',1,'armBitRevIndexTable512(): arm_common_tables.c']]],
+  ['armbitrevindextable64',['armBitRevIndexTable64',['../arm__common__tables_8h.html#a07798450c81fc35b0e1b79359ee06ea1',1,'armBitRevIndexTable64(): arm_common_tables.c'],['../arm__common__tables_8c.html#a07798450c81fc35b0e1b79359ee06ea1',1,'armBitRevIndexTable64(): arm_common_tables.c']]],
+  ['armbitrevindextable_5ffixed_5f1024',['armBitRevIndexTable_fixed_1024',['../arm__common__tables_8h.html#a579beb19201fab01210c37253447fa52',1,'armBitRevIndexTable_fixed_1024(): arm_common_tables.c'],['../arm__common__tables_8c.html#a579beb19201fab01210c37253447fa52',1,'armBitRevIndexTable_fixed_1024(): arm_common_tables.c']]],
+  ['armbitrevindextable_5ffixed_5f128',['armBitRevIndexTable_fixed_128',['../arm__common__tables_8h.html#ae026eb3302d18a88f6d9a45070bb34a9',1,'armBitRevIndexTable_fixed_128(): arm_common_tables.c'],['../arm__common__tables_8c.html#ae026eb3302d18a88f6d9a45070bb34a9',1,'armBitRevIndexTable_fixed_128(): arm_common_tables.c']]],
+  ['armbitrevindextable_5ffixed_5f16',['armBitRevIndexTable_fixed_16',['../arm__common__tables_8h.html#a4685f68ca0a6c8f40d1a5738d2ce3797',1,'armBitRevIndexTable_fixed_16(): arm_common_tables.c'],['../arm__common__tables_8c.html#a4685f68ca0a6c8f40d1a5738d2ce3797',1,'armBitRevIndexTable_fixed_16(): arm_common_tables.c']]],
+  ['armbitrevindextable_5ffixed_5f2048',['armBitRevIndexTable_fixed_2048',['../arm__common__tables_8h.html#ad888a207e20f601ed80b2ad43428c8cc',1,'armBitRevIndexTable_fixed_2048(): arm_common_tables.c'],['../arm__common__tables_8c.html#ad888a207e20f601ed80b2ad43428c8cc',1,'armBitRevIndexTable_fixed_2048(): arm_common_tables.c']]],
+  ['armbitrevindextable_5ffixed_5f256',['armBitRevIndexTable_fixed_256',['../arm__common__tables_8h.html#a14e05e3c3a86ebd7ee0d33c85d67803f',1,'armBitRevIndexTable_fixed_256(): arm_common_tables.c'],['../arm__common__tables_8c.html#a14e05e3c3a86ebd7ee0d33c85d67803f',1,'armBitRevIndexTable_fixed_256(): arm_common_tables.c']]],
+  ['armbitrevindextable_5ffixed_5f32',['armBitRevIndexTable_fixed_32',['../arm__common__tables_8h.html#ac5dc7168ea9694ae75adac3cc567bce8',1,'armBitRevIndexTable_fixed_32(): arm_common_tables.c'],['../arm__common__tables_8c.html#ac5dc7168ea9694ae75adac3cc567bce8',1,'armBitRevIndexTable_fixed_32(): arm_common_tables.c']]],
+  ['armbitrevindextable_5ffixed_5f4096',['armBitRevIndexTable_fixed_4096',['../arm__common__tables_8h.html#a2db644df1e878209441166cbb8d0db4f',1,'armBitRevIndexTable_fixed_4096(): arm_common_tables.c'],['../arm__common__tables_8c.html#a2db644df1e878209441166cbb8d0db4f',1,'armBitRevIndexTable_fixed_4096(): arm_common_tables.c']]],
+  ['armbitrevindextable_5ffixed_5f512',['armBitRevIndexTable_fixed_512',['../arm__common__tables_8h.html#ae78e67d99c9870210f5776a6dab7266e',1,'armBitRevIndexTable_fixed_512(): arm_common_tables.c'],['../arm__common__tables_8c.html#ae78e67d99c9870210f5776a6dab7266e',1,'armBitRevIndexTable_fixed_512(): arm_common_tables.c']]],
+  ['armbitrevindextable_5ffixed_5f64',['armBitRevIndexTable_fixed_64',['../arm__common__tables_8h.html#a162819f8903f8b65ff40adc195aec214',1,'armBitRevIndexTable_fixed_64(): arm_common_tables.c'],['../arm__common__tables_8c.html#a162819f8903f8b65ff40adc195aec214',1,'armBitRevIndexTable_fixed_64(): arm_common_tables.c']]],
+  ['armbitrevtable',['armBitRevTable',['../group__CFFT__CIFFT.html#gae247e83ad50d474107254e25b36ad42b',1,'armBitRevTable(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gae247e83ad50d474107254e25b36ad42b',1,'armBitRevTable(): arm_common_tables.c']]],
+  ['armreciptableq15',['armRecipTableQ15',['../arm__common__tables_8h.html#a56d3642e4ee33e3ada57ff11ecda1498',1,'armRecipTableQ15(): arm_common_tables.c'],['../arm__common__tables_8c.html#a66ca8ac5f3a63d9962f501ae60aa32be',1,'armRecipTableQ15(): arm_common_tables.c']]],
+  ['armreciptableq31',['armRecipTableQ31',['../arm__common__tables_8h.html#aae6056f6c4e8f7e494445196bf864479',1,'armRecipTableQ31(): arm_common_tables.c'],['../arm__common__tables_8c.html#aae6056f6c4e8f7e494445196bf864479',1,'armRecipTableQ31(): arm_common_tables.c']]],
+  ['at_5ff32',['AT_f32',['../arm__matrix__example__f32_8c.html#a46dc2aa6dfc692af7b4a1379d7329ccd',1,'arm_matrix_example_f32.c']]],
+  ['atma_5ff32',['ATMA_f32',['../arm__matrix__example__f32_8c.html#a867497c6bf86014513bf2ad3551aa896',1,'arm_matrix_example_f32.c']]],
+  ['atmai_5ff32',['ATMAI_f32',['../arm__matrix__example__f32_8c.html#a44425c149c52b326a3b7a77676686f00',1,'arm_matrix_example_f32.c']]],
+  ['axb',['AxB',['../arm__convolution__example__f32_8c.html#a13521f3164dc55679f43b7cb2e41e098',1,'arm_convolution_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/variables_1.html b/docs/DSP/html/search/variables_1.html
new file mode 100644
index 0000000..78f63cd
--- /dev/null
+++ b/docs/DSP/html/search/variables_1.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_1.js b/docs/DSP/html/search/variables_1.js
new file mode 100644
index 0000000..eeb9a4d
--- /dev/null
+++ b/docs/DSP/html/search/variables_1.js
@@ -0,0 +1,15 @@
+var searchData=
+[
+  ['b_5ff32',['B_f32',['../arm__matrix__example__f32_8c.html#a974d5f0aace6a99e29ca767907fb3b9f',1,'arm_matrix_example_f32.c']]],
+  ['biquadstateband1q31',['biquadStateBand1Q31',['../arm__graphic__equalizer__example__q31_8c.html#a8e7062fa3f8b5ed9849566d16270f4ec',1,'arm_graphic_equalizer_example_q31.c']]],
+  ['biquadstateband2q31',['biquadStateBand2Q31',['../arm__graphic__equalizer__example__q31_8c.html#a4a82090b15ebd0a45048d94f16131782',1,'arm_graphic_equalizer_example_q31.c']]],
+  ['biquadstateband3q31',['biquadStateBand3Q31',['../arm__graphic__equalizer__example__q31_8c.html#ad487a54340631b764952fccf599adc8a',1,'arm_graphic_equalizer_example_q31.c']]],
+  ['biquadstateband4q31',['biquadStateBand4Q31',['../arm__graphic__equalizer__example__q31_8c.html#a122ed5f6d8665139fbe9424a073b3474',1,'arm_graphic_equalizer_example_q31.c']]],
+  ['biquadstateband5q31',['biquadStateBand5Q31',['../arm__graphic__equalizer__example__q31_8c.html#af88658a8c5f87eeea26da30305921b59',1,'arm_graphic_equalizer_example_q31.c']]],
+  ['bitreverseflag',['bitReverseFlag',['../structarm__cfft__radix2__instance__q15.html#af8300c1f60caa21e6b44b9240ab5af19',1,'arm_cfft_radix2_instance_q15::bitReverseFlag()'],['../structarm__cfft__radix4__instance__q15.html#a101e3f7b0bd6b5b14cd5214f23df4133',1,'arm_cfft_radix4_instance_q15::bitReverseFlag()'],['../structarm__cfft__radix2__instance__q31.html#a6239b8d268285334e88c008c07d68616',1,'arm_cfft_radix2_instance_q31::bitReverseFlag()'],['../structarm__cfft__radix4__instance__q31.html#a5a7c4f4c7b3fb655cbb2bc11ef160a2a',1,'arm_cfft_radix4_instance_q31::bitReverseFlag()'],['../structarm__cfft__radix2__instance__f32.html#af713b4ac5256a19bc965c89fe3005fa3',1,'arm_cfft_radix2_instance_f32::bitReverseFlag()'],['../structarm__cfft__radix4__instance__f32.html#ac10927a1620195a88649ce63dab66120',1,'arm_cfft_radix4_instance_f32::bitReverseFlag()']]],
+  ['bitreverseflagr',['bitReverseFlagR',['../structarm__rfft__instance__q15.html#a4c65cd40e0098ec2f5c0dc31488b9bc6',1,'arm_rfft_instance_q15::bitReverseFlagR()'],['../structarm__rfft__instance__q31.html#a3cb90cdc928a88b0203917dcb3dc1b71',1,'arm_rfft_instance_q31::bitReverseFlagR()'],['../structarm__rfft__instance__f32.html#ac342f3248157cbbd2f04a3c8ec9fc9eb',1,'arm_rfft_instance_f32::bitReverseFlagR()']]],
+  ['bitrevfactor',['bitRevFactor',['../structarm__cfft__radix2__instance__q15.html#a8722720c542cabd41df83fe88ef4f4cb',1,'arm_cfft_radix2_instance_q15::bitRevFactor()'],['../structarm__cfft__radix4__instance__q15.html#a6b010e5f02d1130c621e3d2e26b95df1',1,'arm_cfft_radix4_instance_q15::bitRevFactor()'],['../structarm__cfft__radix2__instance__q31.html#a9d17a87263953fe3559a007512c9f3a4',1,'arm_cfft_radix2_instance_q31::bitRevFactor()'],['../structarm__cfft__radix4__instance__q31.html#a94d2fead4efa4d5eaae142bbe30b0e15',1,'arm_cfft_radix4_instance_q31::bitRevFactor()'],['../structarm__cfft__radix2__instance__f32.html#ac1688dafa5177f6b1505abbfd0cf8b21',1,'arm_cfft_radix2_instance_f32::bitRevFactor()'],['../structarm__cfft__radix4__instance__f32.html#acc8cb18a8b901b8321ab9d86491e41a3',1,'arm_cfft_radix4_instance_f32::bitRevFactor()']]],
+  ['bitrevlength',['bitRevLength',['../structarm__cfft__instance__q15.html#a738907cf34bdbbaf724414ac2decbc3c',1,'arm_cfft_instance_q15::bitRevLength()'],['../structarm__cfft__instance__q31.html#a2250fa6b8fe73292c5418c50c0549f87',1,'arm_cfft_instance_q31::bitRevLength()'],['../structarm__cfft__instance__f32.html#a3ba329ed153d182746376208e773d648',1,'arm_cfft_instance_f32::bitRevLength()']]],
+  ['bk',['Bk',['../arm__convolution__example__f32_8c.html#a88a0167516ae7ed66203fd60e6ddeea3',1,'arm_convolution_example_f32.c']]],
+  ['blocksize',['blockSize',['../arm__fir__example__f32_8c.html#ab6558f40a619c2502fbc24c880fd4fb0',1,'blockSize(): arm_fir_example_f32.c'],['../arm__sin__cos__example__f32_8c.html#ab6558f40a619c2502fbc24c880fd4fb0',1,'blockSize(): arm_sin_cos_example_f32.c'],['../arm__variance__example__f32_8c.html#ab6558f40a619c2502fbc24c880fd4fb0',1,'blockSize(): arm_variance_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/variables_10.html b/docs/DSP/html/search/variables_10.html
new file mode 100644
index 0000000..c43ead3
--- /dev/null
+++ b/docs/DSP/html/search/variables_10.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_10.js b/docs/DSP/html/search/variables_10.js
new file mode 100644
index 0000000..fa094dc
--- /dev/null
+++ b/docs/DSP/html/search/variables_10.js
@@ -0,0 +1,53 @@
+var searchData=
+[
+  ['testindex',['testIndex',['../arm__fft__bin__example__f32_8c.html#a4a391651dbb95db35ccba70fc4f9e049',1,'arm_fft_bin_example_f32.c']]],
+  ['testinput_5ff32',['testInput_f32',['../arm__graphic__equalizer__data_8c.html#a987ef9f3767fa5e083bcf2dd1efed05c',1,'testInput_f32(): arm_graphic_equalizer_data.c'],['../arm__graphic__equalizer__example__q31_8c.html#aa4699dc6ee05353c83e0be4e69f6ad05',1,'testInput_f32(): arm_graphic_equalizer_data.c'],['../arm__signal__converge__data_8c.html#a898fab3d597516192bb221fb658315cc',1,'testInput_f32(): arm_signal_converge_data.c'],['../arm__signal__converge__example__f32_8c.html#aac98609c83ad8ed2b05c4fd82d2ba59b',1,'testInput_f32(): arm_graphic_equalizer_data.c'],['../arm__sin__cos__example__f32_8c.html#a8b3b7113988efd5bf11a247d07ae39a1',1,'testInput_f32(): arm_sin_cos_example_f32.c'],['../arm__variance__example__f32_8c.html#a9170ec9e681e2b519fe9c46a30455841',1,'testInput_f32(): arm_variance_example_f32.c']]],
+  ['testinput_5ff32_5f10khz',['testInput_f32_10khz',['../arm__fft__bin__data_8c.html#a8a12a8ec4b866be84f4b7d3daf6a1242',1,'testInput_f32_10khz(): arm_fft_bin_data.c'],['../arm__fft__bin__example__f32_8c.html#a3d8ecb82590486ceebccc76263963b16',1,'testInput_f32_10khz(): arm_fft_bin_data.c']]],
+  ['testinput_5ff32_5f1khz_5f15khz',['testInput_f32_1kHz_15kHz',['../arm__fir__data_8c.html#a143154a165358f0016714cb7f1c83970',1,'testInput_f32_1kHz_15kHz(): arm_fir_data.c'],['../arm__fir__example__f32_8c.html#a35d190391c204b677e2839d76ede6e8b',1,'testInput_f32_1kHz_15kHz(): arm_fir_data.c']]],
+  ['testinputa_5ff32',['testInputA_f32',['../arm__convolution__example__f32_8c.html#a7db2f016e1afcb524a2fdc3c5a3cb640',1,'arm_convolution_example_f32.c']]],
+  ['testinputb_5ff32',['testInputB_f32',['../arm__convolution__example__f32_8c.html#acb22287e7e096b677e352dfd363ba60d',1,'arm_convolution_example_f32.c']]],
+  ['testinputsin_5ff32',['testInputSin_f32',['../arm__linear__interp__example__f32_8c.html#a4be0c4d25e63ce04b8cc8ad070805287',1,'arm_linear_interp_example_f32.c']]],
+  ['testlinintoutput',['testLinIntOutput',['../arm__linear__interp__example__f32_8c.html#a8ca7d0ad6e04efed464bcaacedacf925',1,'arm_linear_interp_example_f32.c']]],
+  ['testmarks_5ff32',['testMarks_f32',['../arm__class__marks__example__f32_8c.html#a0153222efa82b7f1a0ea3835921bf921',1,'arm_class_marks_example_f32.c']]],
+  ['testoutput',['testOutput',['../arm__class__marks__example__f32_8c.html#afd4d61aad5f35a4e42d580004e2f9a1d',1,'testOutput(): arm_class_marks_example_f32.c'],['../arm__dotproduct__example__f32_8c.html#a324833b61eae796082e07d078a67c34f',1,'testOutput(): arm_dotproduct_example_f32.c'],['../arm__fft__bin__example__f32_8c.html#aaaf907bde12051bc8bb5d48b7d315a35',1,'testOutput(): arm_fft_bin_example_f32.c'],['../arm__fir__example__f32_8c.html#afd4d61aad5f35a4e42d580004e2f9a1d',1,'testOutput(): arm_fir_example_f32.c'],['../arm__graphic__equalizer__example__q31_8c.html#a3293e83a154108a1d398bb042e293894',1,'testOutput(): arm_graphic_equalizer_example_q31.c'],['../arm__linear__interp__example__f32_8c.html#afd4d61aad5f35a4e42d580004e2f9a1d',1,'testOutput(): arm_linear_interp_example_f32.c'],['../arm__sin__cos__example__f32_8c.html#a324833b61eae796082e07d078a67c34f',1,'testOutput(): arm_sin_cos_example_f32.c']]],
+  ['testrefoutput_5ff32',['testRefOutput_f32',['../arm__convolution__example__f32_8c.html#a7ede41b07b8766013744c8fdbb80af75',1,'testRefOutput_f32(): arm_convolution_example_f32.c'],['../arm__graphic__equalizer__data_8c.html#a32c13cab7708773e0f86a9677e259c64',1,'testRefOutput_f32(): arm_graphic_equalizer_data.c'],['../arm__graphic__equalizer__example__q31_8c.html#a9cbbafa975d67bc8ee8ea3260fdd5638',1,'testRefOutput_f32(): arm_convolution_example_f32.c'],['../arm__sin__cos__example__f32_8c.html#a8bcb5c1f75ed5f1737e435f0de1850a3',1,'testRefOutput_f32(): arm_sin_cos_example_f32.c']]],
+  ['testrefsinoutput32_5ff32',['testRefSinOutput32_f32',['../arm__linear__interp__example__f32_8c.html#a5a33218d422603f3e5267b6984bdddd1',1,'arm_linear_interp_example_f32.c']]],
+  ['testunity_5ff32',['testUnity_f32',['../arm__class__marks__example__f32_8c.html#a993b9b2a1faf43b319c1c6d58b26e7a1',1,'arm_class_marks_example_f32.c']]],
+  ['twidcoefmodifier',['twidCoefModifier',['../structarm__cfft__radix2__instance__q15.html#a6f2ab87fb4c568656e1f92f687b5c850',1,'arm_cfft_radix2_instance_q15::twidCoefModifier()'],['../structarm__cfft__radix4__instance__q15.html#af32fdc78bcc27ca385f9b76a0a1f71c3',1,'arm_cfft_radix4_instance_q15::twidCoefModifier()'],['../structarm__cfft__radix2__instance__q31.html#ae63ca9193322cd477970c1d2086407d1',1,'arm_cfft_radix2_instance_q31::twidCoefModifier()'],['../structarm__cfft__radix4__instance__q31.html#a8cf8187b8232815cf17ee82bf572ecf9',1,'arm_cfft_radix4_instance_q31::twidCoefModifier()'],['../structarm__cfft__radix2__instance__f32.html#a411f75b6ed01690293f4f5988030ea42',1,'arm_cfft_radix2_instance_f32::twidCoefModifier()'],['../structarm__cfft__radix4__instance__f32.html#abe31ea2157dfa233e389cdfd3b9993ee',1,'arm_cfft_radix4_instance_f32::twidCoefModifier()']]],
+  ['twidcoefrmodifier',['twidCoefRModifier',['../structarm__rfft__instance__q15.html#afd444d05858c5f419980e94e8240d5c3',1,'arm_rfft_instance_q15::twidCoefRModifier()'],['../structarm__rfft__instance__q31.html#a6fc90252b579f7c29e01bd279334fc43',1,'arm_rfft_instance_q31::twidCoefRModifier()'],['../structarm__rfft__instance__f32.html#aede85350fb5ae6baa1b3e8bfa15b18d6',1,'arm_rfft_instance_f32::twidCoefRModifier()']]],
+  ['twiddlecoef_5f1024',['twiddleCoef_1024',['../group__CFFT__CIFFT.html#ga27c056eb130a4333d1cc5dd43ec738b1',1,'twiddleCoef_1024(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga27c056eb130a4333d1cc5dd43ec738b1',1,'twiddleCoef_1024(): arm_common_tables.c']]],
+  ['twiddlecoef_5f1024_5fq15',['twiddleCoef_1024_q15',['../group__CFFT__CIFFT.html#ga8a0ec95d866fe96b740e77d6e1356b59',1,'twiddleCoef_1024_q15(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga8a0ec95d866fe96b740e77d6e1356b59',1,'twiddleCoef_1024_q15(): arm_common_tables.c']]],
+  ['twiddlecoef_5f1024_5fq31',['twiddleCoef_1024_q31',['../group__CFFT__CIFFT.html#ga514443c44b62b8b3d240afefebcda310',1,'twiddleCoef_1024_q31(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga514443c44b62b8b3d240afefebcda310',1,'twiddleCoef_1024_q31(): arm_common_tables.c']]],
+  ['twiddlecoef_5f128',['twiddleCoef_128',['../group__CFFT__CIFFT.html#ga948433536dafaac1381decfccf4e2d9c',1,'twiddleCoef_128(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga948433536dafaac1381decfccf4e2d9c',1,'twiddleCoef_128(): arm_common_tables.c']]],
+  ['twiddlecoef_5f128_5fq15',['twiddleCoef_128_q15',['../group__CFFT__CIFFT.html#gabfdd1c5cd2b3f96da5fe5f07c707a8e5',1,'twiddleCoef_128_q15(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gabfdd1c5cd2b3f96da5fe5f07c707a8e5',1,'twiddleCoef_128_q15(): arm_common_tables.c']]],
+  ['twiddlecoef_5f128_5fq31',['twiddleCoef_128_q31',['../group__CFFT__CIFFT.html#gafecf9ed9873415d9f5f17f37b30c7250',1,'twiddleCoef_128_q31(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gafecf9ed9873415d9f5f17f37b30c7250',1,'twiddleCoef_128_q31(): arm_common_tables.c']]],
+  ['twiddlecoef_5f16',['twiddleCoef_16',['../group__CFFT__CIFFT.html#gae75e243ec61706427314270f222e0c8e',1,'twiddleCoef_16(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gae75e243ec61706427314270f222e0c8e',1,'twiddleCoef_16(): arm_common_tables.c']]],
+  ['twiddlecoef_5f16_5fq15',['twiddleCoef_16_q15',['../group__CFFT__CIFFT.html#ga8e4e2e05f4a3112184c96cb3308d6c39',1,'twiddleCoef_16_q15(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga8e4e2e05f4a3112184c96cb3308d6c39',1,'twiddleCoef_16_q15(): arm_common_tables.c']]],
+  ['twiddlecoef_5f16_5fq31',['twiddleCoef_16_q31',['../group__CFFT__CIFFT.html#gaef4697e1ba348c4ac9358f2b9e279e93',1,'twiddleCoef_16_q31(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gaef4697e1ba348c4ac9358f2b9e279e93',1,'twiddleCoef_16_q31(): arm_common_tables.c']]],
+  ['twiddlecoef_5f2048',['twiddleCoef_2048',['../group__CFFT__CIFFT.html#ga23e7f30421a7905b21c2015429779633',1,'twiddleCoef_2048(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga23e7f30421a7905b21c2015429779633',1,'twiddleCoef_2048(): arm_common_tables.c']]],
+  ['twiddlecoef_5f2048_5fq15',['twiddleCoef_2048_q15',['../group__CFFT__CIFFT.html#gadd16ce08ffd1048c385e0534a3b19cbb',1,'twiddleCoef_2048_q15(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gadd16ce08ffd1048c385e0534a3b19cbb',1,'twiddleCoef_2048_q15(): arm_common_tables.c']]],
+  ['twiddlecoef_5f2048_5fq31',['twiddleCoef_2048_q31',['../group__CFFT__CIFFT.html#ga9c5767de9f5a409fd0c2027e6ac67179',1,'twiddleCoef_2048_q31(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga9c5767de9f5a409fd0c2027e6ac67179',1,'twiddleCoef_2048_q31(): arm_common_tables.c']]],
+  ['twiddlecoef_5f256',['twiddleCoef_256',['../group__CFFT__CIFFT.html#gafe813758a03a798e972359a092315be4',1,'twiddleCoef_256(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gafe813758a03a798e972359a092315be4',1,'twiddleCoef_256(): arm_common_tables.c']]],
+  ['twiddlecoef_5f256_5fq15',['twiddleCoef_256_q15',['../group__CFFT__CIFFT.html#ga6099ae5262a0a3a8d9ce1e6da02f0c2e',1,'twiddleCoef_256_q15(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga6099ae5262a0a3a8d9ce1e6da02f0c2e',1,'twiddleCoef_256_q15(): arm_common_tables.c']]],
+  ['twiddlecoef_5f256_5fq31',['twiddleCoef_256_q31',['../group__CFFT__CIFFT.html#gaef1ea005053b715b851cf5f908168ede',1,'twiddleCoef_256_q31(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gaef1ea005053b715b851cf5f908168ede',1,'twiddleCoef_256_q31(): arm_common_tables.c']]],
+  ['twiddlecoef_5f32',['twiddleCoef_32',['../group__CFFT__CIFFT.html#ga78a72c85d88185de98050c930cfc76e3',1,'twiddleCoef_32(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga78a72c85d88185de98050c930cfc76e3',1,'twiddleCoef_32(): arm_common_tables.c']]],
+  ['twiddlecoef_5f32_5fq15',['twiddleCoef_32_q15',['../group__CFFT__CIFFT.html#gac194a4fe04a19051ae1811f69c6e5df2',1,'twiddleCoef_32_q15(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gac194a4fe04a19051ae1811f69c6e5df2',1,'twiddleCoef_32_q15(): arm_common_tables.c']]],
+  ['twiddlecoef_5f32_5fq31',['twiddleCoef_32_q31',['../group__CFFT__CIFFT.html#ga8ba78d5e6ef4bdc58e8f0044e0664a0a',1,'twiddleCoef_32_q31(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga8ba78d5e6ef4bdc58e8f0044e0664a0a',1,'twiddleCoef_32_q31(): arm_common_tables.c']]],
+  ['twiddlecoef_5f4096',['twiddleCoef_4096',['../group__CFFT__CIFFT.html#gae0182d1dd3b2f21aad4e38a815a0bd40',1,'twiddleCoef_4096(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gae0182d1dd3b2f21aad4e38a815a0bd40',1,'twiddleCoef_4096(): arm_common_tables.c']]],
+  ['twiddlecoef_5f4096_5fq15',['twiddleCoef_4096_q15',['../group__CFFT__CIFFT.html#ga9b409d6995eab17805b1d1881d4bc652',1,'twiddleCoef_4096_q15(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga9b409d6995eab17805b1d1881d4bc652',1,'twiddleCoef_4096_q15(): arm_common_tables.c']]],
+  ['twiddlecoef_5f4096_5fq31',['twiddleCoef_4096_q31',['../group__CFFT__CIFFT.html#ga67c0890317deab3391e276f22c1fc400',1,'twiddleCoef_4096_q31(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga67c0890317deab3391e276f22c1fc400',1,'twiddleCoef_4096_q31(): arm_common_tables.c']]],
+  ['twiddlecoef_5f512',['twiddleCoef_512',['../group__CFFT__CIFFT.html#gad8830f0c068ab2cc19f2f87d220fa148',1,'twiddleCoef_512(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gad8830f0c068ab2cc19f2f87d220fa148',1,'twiddleCoef_512(): arm_common_tables.c']]],
+  ['twiddlecoef_5f512_5fq15',['twiddleCoef_512_q15',['../group__CFFT__CIFFT.html#ga6152621af210f847128c6f38958fa385',1,'twiddleCoef_512_q15(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga6152621af210f847128c6f38958fa385',1,'twiddleCoef_512_q15(): arm_common_tables.c']]],
+  ['twiddlecoef_5f512_5fq31',['twiddleCoef_512_q31',['../group__CFFT__CIFFT.html#ga416c61b2f08542a39111e06b0378bebe',1,'twiddleCoef_512_q31(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga416c61b2f08542a39111e06b0378bebe',1,'twiddleCoef_512_q31(): arm_common_tables.c']]],
+  ['twiddlecoef_5f64',['twiddleCoef_64',['../group__CFFT__CIFFT.html#ga4f3c6d98c7e66393b4ef3ac63746e43d',1,'twiddleCoef_64(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga4f3c6d98c7e66393b4ef3ac63746e43d',1,'twiddleCoef_64(): arm_common_tables.c']]],
+  ['twiddlecoef_5f64_5fq15',['twiddleCoef_64_q15',['../group__CFFT__CIFFT.html#gaa0cc411e0b3c82078e85cfdf1b84290f',1,'twiddleCoef_64_q15(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#gaa0cc411e0b3c82078e85cfdf1b84290f',1,'twiddleCoef_64_q15(): arm_common_tables.c']]],
+  ['twiddlecoef_5f64_5fq31',['twiddleCoef_64_q31',['../group__CFFT__CIFFT.html#ga6e0a7e941a25a0d74b2e6590307de47e',1,'twiddleCoef_64_q31(): arm_common_tables.c'],['../group__CFFT__CIFFT.html#ga6e0a7e941a25a0d74b2e6590307de47e',1,'twiddleCoef_64_q31(): arm_common_tables.c']]],
+  ['twiddlecoef_5frfft_5f1024',['twiddleCoef_rfft_1024',['../arm__common__tables_8h.html#aa7d8d3aa9898d557385748a13c959a4c',1,'twiddleCoef_rfft_1024(): arm_common_tables.c'],['../arm__common__tables_8c.html#aa7d8d3aa9898d557385748a13c959a4c',1,'twiddleCoef_rfft_1024(): arm_common_tables.c']]],
+  ['twiddlecoef_5frfft_5f128',['twiddleCoef_rfft_128',['../arm__common__tables_8h.html#af089dd2fe1a543d40a3325982bf45e7c',1,'twiddleCoef_rfft_128(): arm_common_tables.c'],['../arm__common__tables_8c.html#af089dd2fe1a543d40a3325982bf45e7c',1,'twiddleCoef_rfft_128(): arm_common_tables.c']]],
+  ['twiddlecoef_5frfft_5f2048',['twiddleCoef_rfft_2048',['../arm__common__tables_8h.html#a749a5995ebd433a163f7adc474dabcaa',1,'twiddleCoef_rfft_2048(): arm_common_tables.c'],['../arm__common__tables_8c.html#a749a5995ebd433a163f7adc474dabcaa',1,'twiddleCoef_rfft_2048(): arm_common_tables.c']]],
+  ['twiddlecoef_5frfft_5f256',['twiddleCoef_rfft_256',['../arm__common__tables_8h.html#a5c5c161dd469d8e6806664956dae31f9',1,'twiddleCoef_rfft_256(): arm_common_tables.c'],['../arm__common__tables_8c.html#a5c5c161dd469d8e6806664956dae31f9',1,'twiddleCoef_rfft_256(): arm_common_tables.c']]],
+  ['twiddlecoef_5frfft_5f32',['twiddleCoef_rfft_32',['../arm__common__tables_8h.html#a5992afe8574289cd71921651b80bd57d',1,'twiddleCoef_rfft_32(): arm_common_tables.c'],['../arm__common__tables_8c.html#a5992afe8574289cd71921651b80bd57d',1,'twiddleCoef_rfft_32(): arm_common_tables.c']]],
+  ['twiddlecoef_5frfft_5f4096',['twiddleCoef_rfft_4096',['../arm__common__tables_8h.html#a8013d68dd2476c86b77173bb98b87b29',1,'twiddleCoef_rfft_4096(): arm_common_tables.c'],['../arm__common__tables_8c.html#a8013d68dd2476c86b77173bb98b87b29',1,'twiddleCoef_rfft_4096(): arm_common_tables.c']]],
+  ['twiddlecoef_5frfft_5f512',['twiddleCoef_rfft_512',['../arm__common__tables_8h.html#a94bd2fc98798f87003fef5cd0c04d1f5',1,'twiddleCoef_rfft_512(): arm_common_tables.c'],['../arm__common__tables_8c.html#a94bd2fc98798f87003fef5cd0c04d1f5',1,'twiddleCoef_rfft_512(): arm_common_tables.c']]],
+  ['twiddlecoef_5frfft_5f64',['twiddleCoef_rfft_64',['../arm__common__tables_8h.html#a2759d8789e1e6ae2ba7fb8d7f5e9c2ab',1,'twiddleCoef_rfft_64(): arm_common_tables.c'],['../arm__common__tables_8c.html#a2759d8789e1e6ae2ba7fb8d7f5e9c2ab',1,'twiddleCoef_rfft_64(): arm_common_tables.c']]]
+];
diff --git a/docs/DSP/html/search/variables_11.html b/docs/DSP/html/search/variables_11.html
new file mode 100644
index 0000000..d9dbba9
--- /dev/null
+++ b/docs/DSP/html/search/variables_11.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_11.js b/docs/DSP/html/search/variables_11.js
new file mode 100644
index 0000000..213ae40
--- /dev/null
+++ b/docs/DSP/html/search/variables_11.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['var',['var',['../arm__class__marks__example__f32_8c.html#a3bd39c4335d84be071cc1eaa9b0a8642',1,'arm_class_marks_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/variables_12.html b/docs/DSP/html/search/variables_12.html
new file mode 100644
index 0000000..faca26f
--- /dev/null
+++ b/docs/DSP/html/search/variables_12.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_12.js b/docs/DSP/html/search/variables_12.js
new file mode 100644
index 0000000..adefa00
--- /dev/null
+++ b/docs/DSP/html/search/variables_12.js
@@ -0,0 +1,18 @@
+var searchData=
+[
+  ['weights_5f128',['Weights_128',['../group__DCT4__IDCT4__Table.html#gad00f29d896d64d6da7afbbb9d3e182a4',1,'arm_dct4_init_f32.c']]],
+  ['weights_5f2048',['Weights_2048',['../group__DCT4__IDCT4__Table.html#gac3a2a00b3106dfcb5e0a582f50c65692',1,'arm_dct4_init_f32.c']]],
+  ['weights_5f512',['Weights_512',['../group__DCT4__IDCT4__Table.html#gaeb67b0be5b3c2139d660e02cedeed908',1,'arm_dct4_init_f32.c']]],
+  ['weights_5f8192',['Weights_8192',['../group__DCT4__IDCT4__Table.html#ga45a8ec91e5da91790566105bc7e6f0c2',1,'arm_dct4_init_f32.c']]],
+  ['weightsq15_5f128',['WeightsQ15_128',['../group__DCT4__IDCT4__Table.html#gaa4ff5e6f062efb1d1ec8c6c2207c3727',1,'arm_dct4_init_q15.c']]],
+  ['weightsq15_5f2048',['WeightsQ15_2048',['../group__DCT4__IDCT4__Table.html#ga2235ec700d0d6925d9733f48541d46f5',1,'arm_dct4_init_q15.c']]],
+  ['weightsq15_5f512',['WeightsQ15_512',['../group__DCT4__IDCT4__Table.html#gadc8ee250fc217d6cb5c84dd7c1eb6d31',1,'arm_dct4_init_q15.c']]],
+  ['weightsq15_5f8192',['WeightsQ15_8192',['../group__DCT4__IDCT4__Table.html#ga4fdc60621eb306984a82ce8b2d645bb7',1,'arm_dct4_init_q15.c']]],
+  ['weightsq31_5f128',['WeightsQ31_128',['../group__DCT4__IDCT4__Table.html#ga02d7024538a87214296b01d83ba36b02',1,'arm_dct4_init_q31.c']]],
+  ['weightsq31_5f2048',['WeightsQ31_2048',['../group__DCT4__IDCT4__Table.html#ga725b65c25a02b3cad329e18bb832f65e',1,'arm_dct4_init_q31.c']]],
+  ['weightsq31_5f512',['WeightsQ31_512',['../group__DCT4__IDCT4__Table.html#ga31a8217a96f7d3171921e98398f31596',1,'arm_dct4_init_q31.c']]],
+  ['weightsq31_5f8192',['WeightsQ31_8192',['../group__DCT4__IDCT4__Table.html#ga16bf6bbe5c4c9b35f88253cf7bdcc435',1,'arm_dct4_init_q31.c']]],
+  ['wire1',['wire1',['../arm__signal__converge__example__f32_8c.html#a16e759789fbc05f878863f009066c8ea',1,'wire1(): arm_signal_converge_example_f32.c'],['../arm__variance__example__f32_8c.html#acc43b372d92d5027b9f9cac782c8b3c7',1,'wire1(): arm_variance_example_f32.c']]],
+  ['wire2',['wire2',['../arm__signal__converge__example__f32_8c.html#a4e370163c81ae2b72cc655a6b79e4c6a',1,'wire2(): arm_signal_converge_example_f32.c'],['../arm__variance__example__f32_8c.html#a41a9afab5be5ccd2e6f618b83102f0d1',1,'wire2(): arm_variance_example_f32.c']]],
+  ['wire3',['wire3',['../arm__signal__converge__example__f32_8c.html#a7e2cceadf6ec7f0aa0f698a680fa3a4b',1,'wire3(): arm_signal_converge_example_f32.c'],['../arm__variance__example__f32_8c.html#af61f43ad332a2322e43ced590b6d9768',1,'wire3(): arm_variance_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/variables_13.html b/docs/DSP/html/search/variables_13.html
new file mode 100644
index 0000000..3e63774
--- /dev/null
+++ b/docs/DSP/html/search/variables_13.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_13.js b/docs/DSP/html/search/variables_13.js
new file mode 100644
index 0000000..a44121a
--- /dev/null
+++ b/docs/DSP/html/search/variables_13.js
@@ -0,0 +1,8 @@
+var searchData=
+[
+  ['x0',['x0',['../structarm__lms__norm__instance__f32.html#aec958fe89b164a30f38bcca9f5d96218',1,'arm_lms_norm_instance_f32::x0()'],['../structarm__lms__norm__instance__q31.html#a47c4466d644e0d8ba407995adfa9b917',1,'arm_lms_norm_instance_q31::x0()'],['../structarm__lms__norm__instance__q15.html#a3fc1d6f97d2c6d5324871de6895cb7e9',1,'arm_lms_norm_instance_q15::x0()']]],
+  ['x1',['x1',['../structarm__linear__interp__instance__f32.html#a08352dc6ea82fbc0827408e018535481',1,'arm_linear_interp_instance_f32']]],
+  ['x_5ff32',['X_f32',['../arm__matrix__example__f32_8c.html#a98c67c0fc0cb5f2df51b21482d31d21c',1,'arm_matrix_example_f32.c']]],
+  ['xref_5ff32',['xRef_f32',['../arm__matrix__example__f32_8c.html#a6184758419722fa16bb883097c2f596b',1,'arm_matrix_example_f32.c']]],
+  ['xspacing',['xSpacing',['../structarm__linear__interp__instance__f32.html#aa8e2d686b5434a406d390b347b183511',1,'arm_linear_interp_instance_f32']]]
+];
diff --git a/docs/DSP/html/search/variables_2.html b/docs/DSP/html/search/variables_2.html
new file mode 100644
index 0000000..ea80d20
--- /dev/null
+++ b/docs/DSP/html/search/variables_2.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_2.js b/docs/DSP/html/search/variables_2.js
new file mode 100644
index 0000000..61f12a3
--- /dev/null
+++ b/docs/DSP/html/search/variables_2.js
@@ -0,0 +1,18 @@
+var searchData=
+[
+  ['coefftable',['coeffTable',['../arm__graphic__equalizer__example__q31_8c.html#a024c59772b9603698b898721c1e8204e',1,'arm_graphic_equalizer_example_q31.c']]],
+  ['cos_5ffactors_5f128',['cos_factors_128',['../group__DCT4__IDCT4__Table.html#ga16248ed86161ef97538011b49f13e8b7',1,'arm_dct4_init_f32.c']]],
+  ['cos_5ffactors_5f2048',['cos_factors_2048',['../group__DCT4__IDCT4__Table.html#ga1ba5306e0bc44730b40ab34cced45fd6',1,'arm_dct4_init_f32.c']]],
+  ['cos_5ffactors_5f512',['cos_factors_512',['../group__DCT4__IDCT4__Table.html#ga49fd288352ca5bb43f5cec52273b0d80',1,'arm_dct4_init_f32.c']]],
+  ['cos_5ffactors_5f8192',['cos_factors_8192',['../group__DCT4__IDCT4__Table.html#gac12484542bc6aaecc754c855457411de',1,'arm_dct4_init_f32.c']]],
+  ['cos_5ffactorsq15_5f128',['cos_factorsQ15_128',['../group__DCT4__IDCT4__Table.html#ga1477edd21c7b08b0b59a564f6c24d6c5',1,'arm_dct4_init_q15.c']]],
+  ['cos_5ffactorsq15_5f2048',['cos_factorsQ15_2048',['../group__DCT4__IDCT4__Table.html#gaeee5df7c1be2374441868ecbbc6c7e5d',1,'arm_dct4_init_q15.c']]],
+  ['cos_5ffactorsq15_5f512',['cos_factorsQ15_512',['../group__DCT4__IDCT4__Table.html#gac056c3d026058eab3ba650828ff5642f',1,'arm_dct4_init_q15.c']]],
+  ['cos_5ffactorsq15_5f8192',['cos_factorsQ15_8192',['../group__DCT4__IDCT4__Table.html#ga988ff0563cc9df7848c9348871ac6c07',1,'arm_dct4_init_q15.c']]],
+  ['cos_5ffactorsq31_5f128',['cos_factorsQ31_128',['../group__DCT4__IDCT4__Table.html#gabb8ee2004a3520fd08388db637d43875',1,'arm_dct4_init_q31.c']]],
+  ['cos_5ffactorsq31_5f2048',['cos_factorsQ31_2048',['../group__DCT4__IDCT4__Table.html#gaa15fc3fb058482defda371113cd12e74',1,'arm_dct4_init_q31.c']]],
+  ['cos_5ffactorsq31_5f512',['cos_factorsQ31_512',['../group__DCT4__IDCT4__Table.html#ga3559569e603cb918911074be88523d0e',1,'arm_dct4_init_q31.c']]],
+  ['cos_5ffactorsq31_5f8192',['cos_factorsQ31_8192',['../group__DCT4__IDCT4__Table.html#gaf687c4bbdbc700a3ad5d807d28de63e4',1,'arm_dct4_init_q31.c']]],
+  ['cosoutput',['cosOutput',['../arm__sin__cos__example__f32_8c.html#a85b1050fcef4347d69f35a9aee798f8a',1,'arm_sin_cos_example_f32.c']]],
+  ['cossquareoutput',['cosSquareOutput',['../arm__sin__cos__example__f32_8c.html#a2cb185794dcb587d158f346ab049cc4e',1,'arm_sin_cos_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/variables_3.html b/docs/DSP/html/search/variables_3.html
new file mode 100644
index 0000000..0dca26f
--- /dev/null
+++ b/docs/DSP/html/search/variables_3.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_3.js b/docs/DSP/html/search/variables_3.js
new file mode 100644
index 0000000..6c1480f
--- /dev/null
+++ b/docs/DSP/html/search/variables_3.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['dobitreverse',['doBitReverse',['../arm__fft__bin__example__f32_8c.html#a4d2e31c38e8172505e0a369a6898657d',1,'arm_fft_bin_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/variables_4.html b/docs/DSP/html/search/variables_4.html
new file mode 100644
index 0000000..400e8e9
--- /dev/null
+++ b/docs/DSP/html/search/variables_4.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_4.js b/docs/DSP/html/search/variables_4.js
new file mode 100644
index 0000000..4e88c21
--- /dev/null
+++ b/docs/DSP/html/search/variables_4.js
@@ -0,0 +1,6 @@
+var searchData=
+[
+  ['energy',['energy',['../structarm__lms__norm__instance__f32.html#a6a4119e4f39447bbee31b066deafa16f',1,'arm_lms_norm_instance_f32::energy()'],['../structarm__lms__norm__instance__q31.html#a3c0ae42869afec8555dc8e3a7ef9b386',1,'arm_lms_norm_instance_q31::energy()'],['../structarm__lms__norm__instance__q15.html#a1c81ded399919d8181026bc1c8602e7b',1,'arm_lms_norm_instance_q15::energy()']]],
+  ['err_5fsignal',['err_signal',['../arm__signal__converge__example__f32_8c.html#ae6bcc00ea126543ab33d6174549eacda',1,'arm_signal_converge_example_f32.c']]],
+  ['erroutput',['errOutput',['../arm__signal__converge__example__f32_8c.html#a276e8a27484cf9389dabf047e76992ed',1,'arm_signal_converge_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/variables_5.html b/docs/DSP/html/search/variables_5.html
new file mode 100644
index 0000000..7f1241f
--- /dev/null
+++ b/docs/DSP/html/search/variables_5.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_5.js b/docs/DSP/html/search/variables_5.js
new file mode 100644
index 0000000..1dc1b10
--- /dev/null
+++ b/docs/DSP/html/search/variables_5.js
@@ -0,0 +1,11 @@
+var searchData=
+[
+  ['fftlen',['fftLen',['../structarm__cfft__radix2__instance__q15.html#a874085647351dcf3f0de39d2b1d49744',1,'arm_cfft_radix2_instance_q15::fftLen()'],['../structarm__cfft__radix4__instance__q15.html#a5fc543e7d84ca8cb7cf6648970f21ca6',1,'arm_cfft_radix4_instance_q15::fftLen()'],['../structarm__cfft__radix2__instance__q31.html#a960199f1373a192366878ef279eab00f',1,'arm_cfft_radix2_instance_q31::fftLen()'],['../structarm__cfft__radix4__instance__q31.html#ab413d2a5d3f45fa187d93813bf3bf81b',1,'arm_cfft_radix4_instance_q31::fftLen()'],['../structarm__cfft__radix2__instance__f32.html#a2f915a1c29635c1623086aaaa726be8f',1,'arm_cfft_radix2_instance_f32::fftLen()'],['../structarm__cfft__radix4__instance__f32.html#a7e6a6d290ce158ce9a15a45e364b021a',1,'arm_cfft_radix4_instance_f32::fftLen()'],['../structarm__cfft__instance__q15.html#a5f9e1d3a8c127ee323b5e6929aeb90df',1,'arm_cfft_instance_q15::fftLen()'],['../structarm__cfft__instance__q31.html#a4406f23e8fd0bff8d555225612e2a2a8',1,'arm_cfft_instance_q31::fftLen()'],['../structarm__cfft__instance__f32.html#acd8f9e9540e3dd348212726e5d6aaa95',1,'arm_cfft_instance_f32::fftLen()']]],
+  ['fftlenby2',['fftLenBy2',['../structarm__rfft__instance__f32.html#a075076e07ebb8521d8e3b49a31db6c57',1,'arm_rfft_instance_f32']]],
+  ['fftlenreal',['fftLenReal',['../structarm__rfft__instance__q15.html#aac5cf9e825917cbb14f439e56bb86ab3',1,'arm_rfft_instance_q15::fftLenReal()'],['../structarm__rfft__instance__q31.html#af777b0cadd5abaf064323692c2e6693b',1,'arm_rfft_instance_q31::fftLenReal()'],['../structarm__rfft__instance__f32.html#a4219d4669699e4efdcb150ed7a0d9a57',1,'arm_rfft_instance_f32::fftLenReal()']]],
+  ['fftlenrfft',['fftLenRFFT',['../structarm__rfft__fast__instance__f32.html#aef06ab665041ec36f5b25d464f0cab14',1,'arm_rfft_fast_instance_f32']]],
+  ['fftsize',['fftSize',['../arm__fft__bin__example__f32_8c.html#a9b500899c581f6df3ffc0a9f3a9ef6aa',1,'arm_fft_bin_example_f32.c']]],
+  ['fircoeff_5ff32',['FIRCoeff_f32',['../arm__signal__converge__data_8c.html#aede8780f021b7f5c33df0c5ee2183ee6',1,'FIRCoeff_f32(): arm_signal_converge_data.c'],['../arm__signal__converge__example__f32_8c.html#aede8780f021b7f5c33df0c5ee2183ee6',1,'FIRCoeff_f32(): arm_signal_converge_data.c']]],
+  ['fircoeffs32',['firCoeffs32',['../arm__fir__example__f32_8c.html#ae070afd14f437ad1ae0a947e4403dd0e',1,'arm_fir_example_f32.c']]],
+  ['firstatef32',['firStateF32',['../arm__fir__example__f32_8c.html#a46d61cabe5cb207f2776e1d4f8ca0f38',1,'firStateF32(): arm_fir_example_f32.c'],['../arm__signal__converge__example__f32_8c.html#a358ec4e79689e6d3787b89fe78bdb772',1,'firStateF32(): arm_signal_converge_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/variables_6.html b/docs/DSP/html/search/variables_6.html
new file mode 100644
index 0000000..7536df8
--- /dev/null
+++ b/docs/DSP/html/search/variables_6.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_6.js b/docs/DSP/html/search/variables_6.js
new file mode 100644
index 0000000..5c39067
--- /dev/null
+++ b/docs/DSP/html/search/variables_6.js
@@ -0,0 +1,4 @@
+var searchData=
+[
+  ['gaindb',['gainDB',['../arm__graphic__equalizer__example__q31_8c.html#a963aee85bb41a50fc943ac9048d123ab',1,'arm_graphic_equalizer_example_q31.c']]]
+];
diff --git a/docs/DSP/html/search/variables_7.html b/docs/DSP/html/search/variables_7.html
new file mode 100644
index 0000000..66186a6
--- /dev/null
+++ b/docs/DSP/html/search/variables_7.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_7.js b/docs/DSP/html/search/variables_7.js
new file mode 100644
index 0000000..4de9292
--- /dev/null
+++ b/docs/DSP/html/search/variables_7.js
@@ -0,0 +1,6 @@
+var searchData=
+[
+  ['ifftflag',['ifftFlag',['../structarm__cfft__radix2__instance__q15.html#ab5c073286bdd2f6e2bf783ced36bf1de',1,'arm_cfft_radix2_instance_q15::ifftFlag()'],['../structarm__cfft__radix4__instance__q15.html#a2ecff6ea735cb4d22e922d0fd5736655',1,'arm_cfft_radix4_instance_q15::ifftFlag()'],['../structarm__cfft__radix2__instance__q31.html#a2607378ce64be16698bb8a3b1af8d3c8',1,'arm_cfft_radix2_instance_q31::ifftFlag()'],['../structarm__cfft__radix4__instance__q31.html#adc0a62ba669ad2282ecbe43d5d96abab',1,'arm_cfft_radix4_instance_q31::ifftFlag()'],['../structarm__cfft__radix2__instance__f32.html#a8dbe98d2c924e35e0a3fed2fe948176f',1,'arm_cfft_radix2_instance_f32::ifftFlag()'],['../structarm__cfft__radix4__instance__f32.html#a25d1da64dd6487c291f04d226f9acc66',1,'arm_cfft_radix4_instance_f32::ifftFlag()'],['../arm__fft__bin__example__f32_8c.html#a379ccb99013d369a41b49619083c16ef',1,'ifftFlag(): arm_fft_bin_example_f32.c']]],
+  ['ifftflagr',['ifftFlagR',['../structarm__rfft__instance__q15.html#a8051ffe268c147e431e1bea7bb4c4258',1,'arm_rfft_instance_q15::ifftFlagR()'],['../structarm__rfft__instance__q31.html#af5c2615e6cde15524df38fa57ea32d94',1,'arm_rfft_instance_q31::ifftFlagR()'],['../structarm__rfft__instance__f32.html#a5ee6d10a934ab4b666e0bb286c3d633f',1,'arm_rfft_instance_f32::ifftFlagR()']]],
+  ['inputq31',['inputQ31',['../arm__graphic__equalizer__example__q31_8c.html#a79521a4d6a9adb144c4d999ae713413c',1,'arm_graphic_equalizer_example_q31.c']]]
+];
diff --git a/docs/DSP/html/search/variables_8.html b/docs/DSP/html/search/variables_8.html
new file mode 100644
index 0000000..aa13bf2
--- /dev/null
+++ b/docs/DSP/html/search/variables_8.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_8.js b/docs/DSP/html/search/variables_8.js
new file mode 100644
index 0000000..dbdbd2b
--- /dev/null
+++ b/docs/DSP/html/search/variables_8.js
@@ -0,0 +1,6 @@
+var searchData=
+[
+  ['kd',['Kd',['../structarm__pid__instance__q15.html#af5d4b53091f19eff7536636b7cc43111',1,'arm_pid_instance_q15::Kd()'],['../structarm__pid__instance__q31.html#aab4ff371d14441df501f1169f71cbd17',1,'arm_pid_instance_q31::Kd()'],['../structarm__pid__instance__f32.html#ad5b68fbf84d16188ae4747ff91f6f088',1,'arm_pid_instance_f32::Kd()']]],
+  ['ki',['Ki',['../structarm__pid__instance__q15.html#a0dcc19d5c8f7bc401acea9e8318cd777',1,'arm_pid_instance_q15::Ki()'],['../structarm__pid__instance__q31.html#aa861d69fd398f29aa0b4b455a823ed72',1,'arm_pid_instance_q31::Ki()'],['../structarm__pid__instance__f32.html#ac0feffde05fe391eeab3bf78e953830a',1,'arm_pid_instance_f32::Ki()']]],
+  ['kp',['Kp',['../structarm__pid__instance__q15.html#ad228aae24a1b6d855c93a8b9bbc1c4f1',1,'arm_pid_instance_q15::Kp()'],['../structarm__pid__instance__q31.html#ac2410bf7f856d58dc1d773d4983cac8e',1,'arm_pid_instance_q31::Kp()'],['../structarm__pid__instance__f32.html#aa9b9aa9e413c6cec376a9dddc9f01ebe',1,'arm_pid_instance_f32::Kp()']]]
+];
diff --git a/docs/DSP/html/search/variables_9.html b/docs/DSP/html/search/variables_9.html
new file mode 100644
index 0000000..78cc249
--- /dev/null
+++ b/docs/DSP/html/search/variables_9.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_9.js b/docs/DSP/html/search/variables_9.js
new file mode 100644
index 0000000..c2340d5
--- /dev/null
+++ b/docs/DSP/html/search/variables_9.js
@@ -0,0 +1,8 @@
+var searchData=
+[
+  ['l',['L',['../structarm__fir__interpolate__instance__q15.html#a5431bdc079e72a973b51d359f7f13603',1,'arm_fir_interpolate_instance_q15::L()'],['../structarm__fir__interpolate__instance__q31.html#a5cdf0a631cb74e0e9588c388abe5235c',1,'arm_fir_interpolate_instance_q31::L()'],['../structarm__fir__interpolate__instance__f32.html#ae6f94dcc0ccd8aa4bc699b20985d9df5',1,'arm_fir_interpolate_instance_f32::L()']]],
+  ['lmsnorm_5finstance',['lmsNorm_instance',['../arm__signal__converge__example__f32_8c.html#a519f9b4db839245f3bf2075ff4c17605',1,'arm_signal_converge_example_f32.c']]],
+  ['lmsnormcoeff_5ff32',['lmsNormCoeff_f32',['../arm__signal__converge__data_8c.html#aad7c60c30c5af397bb75e603f250f9d3',1,'lmsNormCoeff_f32(): arm_signal_converge_data.c'],['../arm__signal__converge__example__f32_8c.html#aad7c60c30c5af397bb75e603f250f9d3',1,'lmsNormCoeff_f32(): arm_signal_converge_data.c']]],
+  ['lmsstatef32',['lmsStateF32',['../arm__signal__converge__example__f32_8c.html#a706980f6f654d199c61e08e7814bd0a1',1,'arm_signal_converge_example_f32.c']]],
+  ['lpf_5finstance',['LPF_instance',['../arm__signal__converge__example__f32_8c.html#a652d3507a776117b4860b3e18f2d2d64',1,'arm_signal_converge_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/variables_a.html b/docs/DSP/html/search/variables_a.html
new file mode 100644
index 0000000..592abaa
--- /dev/null
+++ b/docs/DSP/html/search/variables_a.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_a.js b/docs/DSP/html/search/variables_a.js
new file mode 100644
index 0000000..1880e4c
--- /dev/null
+++ b/docs/DSP/html/search/variables_a.js
@@ -0,0 +1,12 @@
+var searchData=
+[
+  ['m',['M',['../structarm__fir__decimate__instance__q15.html#aad9320284218b3aa378527ea518cf093',1,'arm_fir_decimate_instance_q15::M()'],['../structarm__fir__decimate__instance__q31.html#ad3d6936c36303b30dd38f1eddf248ae5',1,'arm_fir_decimate_instance_q31::M()'],['../structarm__fir__decimate__instance__f32.html#a76a8b2161731638eb3d67f277919f95d',1,'arm_fir_decimate_instance_f32::M()']]],
+  ['m0',['M0',['../arm__class__marks__example_2Abstract_8txt.html#a59a24f1db2c97fc0ad7948b4a74267ee',1,'M0(): Abstract.txt'],['../arm__convolution__example_2Abstract_8txt.html#adc5db9f8d5aa735dbce2dc35f184d85e',1,'M0(): Abstract.txt'],['../arm__dotproduct__example_2Abstract_8txt.html#aafffda4c4e9b93a580e5a8cc96c11e37',1,'M0(): Abstract.txt'],['../arm__fft__bin__example_2Abstract_8txt.html#ad0415ef995ebc3fc2ad584da9907dcb5',1,'M0(): Abstract.txt'],['../arm__fir__example_2Abstract_8txt.html#abf726d1cea9345acb0021535d4fdd5af',1,'M0(): Abstract.txt'],['../arm__graphic__equalizer__example_2Abstract_8txt.html#ac378b27aa1fc4fe4ac9a4dfa2d185553',1,'M0(): Abstract.txt'],['../arm__linear__interp__example_2Abstract_8txt.html#a80f8916aca7a5a98fcfc39d1ef743b37',1,'M0(): Abstract.txt'],['../arm__matrix__example_2Abstract_8txt.html#a267aee43e600168b057c1aa126029002',1,'M0(): Abstract.txt'],['../arm__signal__converge__example_2Abstract_8txt.html#a20d2ac954144a7f2d4aced0816eecef6',1,'M0(): Abstract.txt'],['../arm__sin__cos__example_2Abstract_8txt.html#ae39c147711857790fd5c3cc7a75ef0c3',1,'M0(): Abstract.txt'],['../arm__variance__example_2Abstract_8txt.html#a8c8cf1e0f2ebd6135c79d5338a60899c',1,'M0(): Abstract.txt']]],
+  ['m3',['M3',['../arm__class__marks__example_2Abstract_8txt.html#ae0640d4725bcd02553c306731344f35b',1,'M3(): Abstract.txt'],['../arm__convolution__example_2Abstract_8txt.html#ace415275e6779de9d71648f2bad70563',1,'M3(): Abstract.txt'],['../arm__dotproduct__example_2Abstract_8txt.html#ab9d246e06f5f57fe0b78e1904568eb2f',1,'M3(): Abstract.txt'],['../arm__fft__bin__example_2Abstract_8txt.html#aaeb01b79e694c68040cca151b8a587e6',1,'M3(): Abstract.txt'],['../arm__fir__example_2Abstract_8txt.html#ae6d5c0c1c6b2bd4282c3526ab8faf2b3',1,'M3(): Abstract.txt'],['../arm__graphic__equalizer__example_2Abstract_8txt.html#a1cd59e3b52fec98fc1a7a971fd98d06f',1,'M3(): Abstract.txt'],['../arm__linear__interp__example_2Abstract_8txt.html#a01f4fca321858e2ba1cf0c95c12e5d32',1,'M3(): Abstract.txt'],['../arm__matrix__example_2Abstract_8txt.html#aaa6b474ec7a14aa2de9bef7c9bd78194',1,'M3(): Abstract.txt'],['../arm__signal__converge__example_2Abstract_8txt.html#ac5f55f1fb54fc79e6802e59ae07a0257',1,'M3(): Abstract.txt'],['../arm__sin__cos__example_2Abstract_8txt.html#ad0475b5989ff960f7f01fd76a175657b',1,'M3(): Abstract.txt'],['../arm__variance__example_2Abstract_8txt.html#a2c65ef4678564eff15c33b9876b2ec27',1,'M3(): Abstract.txt']]],
+  ['max_5fmarks',['max_marks',['../arm__class__marks__example__f32_8c.html#aad32888fa966b3d9db9c31bcbba9d9ef',1,'arm_class_marks_example_f32.c']]],
+  ['maxdelay',['maxDelay',['../structarm__fir__sparse__instance__f32.html#af8b8c775f4084c36774f06c082b4c078',1,'arm_fir_sparse_instance_f32::maxDelay()'],['../structarm__fir__sparse__instance__q31.html#afdd3a1dc72132c854dc379154b68b674',1,'arm_fir_sparse_instance_q31::maxDelay()'],['../structarm__fir__sparse__instance__q15.html#ad14cc1070eecf7e1926d8f67a8273182',1,'arm_fir_sparse_instance_q15::maxDelay()'],['../structarm__fir__sparse__instance__q7.html#af74dacc1d34c078283e50f2530eb91df',1,'arm_fir_sparse_instance_q7::maxDelay()']]],
+  ['mean',['mean',['../arm__class__marks__example__f32_8c.html#acc9290716b3c97381ce52d14b4b01681',1,'arm_class_marks_example_f32.c']]],
+  ['min_5fmarks',['min_marks',['../arm__class__marks__example__f32_8c.html#abb7687fa07ec54d8e792cfcbfe2ca809',1,'arm_class_marks_example_f32.c']]],
+  ['mu',['mu',['../structarm__lms__instance__f32.html#ae2af43d74c93dba16b876e10c97a5b99',1,'arm_lms_instance_f32::mu()'],['../structarm__lms__instance__q15.html#aae46129d7cfd7f1c162cc502ed0a9d49',1,'arm_lms_instance_q15::mu()'],['../structarm__lms__instance__q31.html#acb6ca9996b3c5f740d5d6c8e9f4f1d46',1,'arm_lms_instance_q31::mu()'],['../structarm__lms__norm__instance__f32.html#a84401d3cfc6c40f69c08223cf341b886',1,'arm_lms_norm_instance_f32::mu()'],['../structarm__lms__norm__instance__q31.html#ad3dd2a2406e02fdaa7782ba6c3940a64',1,'arm_lms_norm_instance_q31::mu()'],['../structarm__lms__norm__instance__q15.html#a7ce00f21d11cfda6d963240641deea8c',1,'arm_lms_norm_instance_q15::mu()']]],
+  ['multoutput',['multOutput',['../arm__dotproduct__example__f32_8c.html#ad0bfd425dfe1ff2bda80fb957e464098',1,'arm_dotproduct_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/variables_b.html b/docs/DSP/html/search/variables_b.html
new file mode 100644
index 0000000..78052a1
--- /dev/null
+++ b/docs/DSP/html/search/variables_b.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_b.js b/docs/DSP/html/search/variables_b.js
new file mode 100644
index 0000000..baf6492
--- /dev/null
+++ b/docs/DSP/html/search/variables_b.js
@@ -0,0 +1,14 @@
+var searchData=
+[
+  ['n',['N',['../structarm__dct4__instance__f32.html#a262b29a51c371b46efc89120e31ccf37',1,'arm_dct4_instance_f32::N()'],['../structarm__dct4__instance__q31.html#a46a9f136457350676e2bfd3768ff9d6d',1,'arm_dct4_instance_q31::N()'],['../structarm__dct4__instance__q15.html#a53d24009bb9b2e93d0aa07db7f1a6c25',1,'arm_dct4_instance_q15::N()']]],
+  ['nby2',['Nby2',['../structarm__dct4__instance__f32.html#adb1ef2739ddbe62e5cdadc47455a4147',1,'arm_dct4_instance_f32::Nby2()'],['../structarm__dct4__instance__q31.html#a32d3268ba4629908dba056599f0a904d',1,'arm_dct4_instance_q31::Nby2()'],['../structarm__dct4__instance__q15.html#af43dcbbc2fc661ffbc525afe3dcbd7da',1,'arm_dct4_instance_q15::Nby2()']]],
+  ['normalize',['normalize',['../structarm__dct4__instance__f32.html#a61ce8c967b2e998a9c0041cca73cdef8',1,'arm_dct4_instance_f32::normalize()'],['../structarm__dct4__instance__q31.html#ac80ff7b28fca36aeef74dea12e8312dd',1,'arm_dct4_instance_q31::normalize()'],['../structarm__dct4__instance__q15.html#a197098140d68e89a08f7a249003a0b86',1,'arm_dct4_instance_q15::normalize()']]],
+  ['numblocks',['numBlocks',['../arm__fir__example__f32_8c.html#af7d5613bda9a19b2ccae5d6cb79a22bc',1,'arm_fir_example_f32.c']]],
+  ['numcols',['numCols',['../structarm__matrix__instance__f32.html#acdd1fb73734df68b89565c54f1dd8ae2',1,'arm_matrix_instance_f32::numCols()'],['../structarm__matrix__instance__f64.html#ab0f0399aff3201880e2d8a447de9a7ee',1,'arm_matrix_instance_f64::numCols()'],['../structarm__matrix__instance__q15.html#acbbce67ba058d8e1c867c71d57288c97',1,'arm_matrix_instance_q15::numCols()'],['../structarm__matrix__instance__q31.html#abd161da7614eda927157f18b698074b1',1,'arm_matrix_instance_q31::numCols()'],['../structarm__bilinear__interp__instance__f32.html#aede17bebfb1f835b61d71dd813eab3f8',1,'arm_bilinear_interp_instance_f32::numCols()'],['../structarm__bilinear__interp__instance__q31.html#a6c3eff4eb17ff1d43f170efb84713a2d',1,'arm_bilinear_interp_instance_q31::numCols()'],['../structarm__bilinear__interp__instance__q15.html#a7fa8772d01583374ff8ac18205a26a37',1,'arm_bilinear_interp_instance_q15::numCols()'],['../structarm__bilinear__interp__instance__q7.html#a860dd0d24380ea06cfbb348fb3b12c9a',1,'arm_bilinear_interp_instance_q7::numCols()']]],
+  ['numrows',['numRows',['../structarm__matrix__instance__f32.html#a23f4e34d70a82c9cad7612add5640b7b',1,'arm_matrix_instance_f32::numRows()'],['../structarm__matrix__instance__f64.html#a8b44d1e5003345047c4ead9e1593bf22',1,'arm_matrix_instance_f64::numRows()'],['../structarm__matrix__instance__q15.html#a9bac6ed54be287c4d4f01a1a28be65f5',1,'arm_matrix_instance_q15::numRows()'],['../structarm__matrix__instance__q31.html#a63bacac158a821c8cfc06088d251598c',1,'arm_matrix_instance_q31::numRows()'],['../structarm__bilinear__interp__instance__f32.html#a34f2b17cc57b95011960df9718af6ed6',1,'arm_bilinear_interp_instance_f32::numRows()'],['../structarm__bilinear__interp__instance__q31.html#a2082e3eac56354d75291f03e96ce4aa5',1,'arm_bilinear_interp_instance_q31::numRows()'],['../structarm__bilinear__interp__instance__q15.html#a2130ae30a804995a9f5d0e2189e08565',1,'arm_bilinear_interp_instance_q15::numRows()'],['../structarm__bilinear__interp__instance__q7.html#ad5a8067cab5f9ea4688b11a623e16607',1,'arm_bilinear_interp_instance_q7::numRows()']]],
+  ['numstages',['numStages',['../structarm__biquad__casd__df1__inst__q15.html#ad6d95e70abcf4ff1300181415ad92153',1,'arm_biquad_casd_df1_inst_q15::numStages()'],['../structarm__biquad__casd__df1__inst__q31.html#a2c2b579f1df1d8273a5d9d945c27e1b2',1,'arm_biquad_casd_df1_inst_q31::numStages()'],['../structarm__biquad__casd__df1__inst__f32.html#af69820c37a87252c46453e4cfe120585',1,'arm_biquad_casd_df1_inst_f32::numStages()'],['../structarm__biquad__cas__df1__32x64__ins__q31.html#ad7cb9a9f5df8f4fcfc7a0b633672e574',1,'arm_biquad_cas_df1_32x64_ins_q31::numStages()'],['../structarm__biquad__cascade__df2T__instance__f32.html#a4d17958c33c3d0a905f974bac50f033f',1,'arm_biquad_cascade_df2T_instance_f32::numStages()'],['../structarm__biquad__cascade__stereo__df2T__instance__f32.html#a5655328252da5c2c2425ceed253bc4f1',1,'arm_biquad_cascade_stereo_df2T_instance_f32::numStages()'],['../structarm__biquad__cascade__df2T__instance__f64.html#ad55380ff835b533aa5168f836db8a4de',1,'arm_biquad_cascade_df2T_instance_f64::numStages()'],['../structarm__fir__lattice__instance__q15.html#a38b179138d6a6c9cac4f8f79b6fd5357',1,'arm_fir_lattice_instance_q15::numStages()'],['../structarm__fir__lattice__instance__q31.html#a9f3773bbb76bc5a8a5ee9d37786bf478',1,'arm_fir_lattice_instance_q31::numStages()'],['../structarm__fir__lattice__instance__f32.html#ad369bd9997a250f195254df37408a38f',1,'arm_fir_lattice_instance_f32::numStages()'],['../structarm__iir__lattice__instance__q15.html#a96fbed313bef01070409fa182d26ba3f',1,'arm_iir_lattice_instance_q15::numStages()'],['../structarm__iir__lattice__instance__q31.html#a9df4570ed28c50fd9193ab654ff236ad',1,'arm_iir_lattice_instance_q31::numStages()'],['../structarm__iir__lattice__instance__f32.html#af8de449af5efe1f30be82f9ba35587ee',1,'arm_iir_lattice_instance_f32::numStages()']]],
+  ['numstudents',['numStudents',['../arm__class__marks__example__f32_8c.html#ab3b66d06b4af1af4ea2740d0ccf4e7bd',1,'arm_class_marks_example_f32.c']]],
+  ['numsubjects',['numSubjects',['../arm__class__marks__example__f32_8c.html#a3d01884f63bcb694226ca7c24980757a',1,'arm_class_marks_example_f32.c']]],
+  ['numtaps',['numTaps',['../structarm__fir__instance__q7.html#a9b50840e2c5ef5b17e1a584fb4cf0d06',1,'arm_fir_instance_q7::numTaps()'],['../structarm__fir__instance__q15.html#a0e46f93cf51bfb18b1be808be9c5bfc9',1,'arm_fir_instance_q15::numTaps()'],['../structarm__fir__instance__q31.html#a918fadd775b7a0482b21bf34dae2f094',1,'arm_fir_instance_q31::numTaps()'],['../structarm__fir__instance__f32.html#a20cf98c92b5323799b7881c9ff4d2f7c',1,'arm_fir_instance_f32::numTaps()'],['../structarm__fir__decimate__instance__q15.html#ac1e9844488ec717da334fbd4c4f41990',1,'arm_fir_decimate_instance_q15::numTaps()'],['../structarm__fir__decimate__instance__q31.html#a37915d42b0dc5e3057ebe83110798482',1,'arm_fir_decimate_instance_q31::numTaps()'],['../structarm__fir__decimate__instance__f32.html#a2aa2986129db8affef03ede88dd45a03',1,'arm_fir_decimate_instance_f32::numTaps()'],['../structarm__lms__instance__f32.html#af73880d9009982f5d14529869494ec3d',1,'arm_lms_instance_f32::numTaps()'],['../structarm__lms__instance__q15.html#a0078e894f805af1b360369e619fb57b3',1,'arm_lms_instance_q15::numTaps()'],['../structarm__lms__instance__q31.html#ac0d84f7d054555931ef8a62511fbcb8a',1,'arm_lms_instance_q31::numTaps()'],['../structarm__lms__norm__instance__f32.html#ac95f8ca3d816524c2070643852fac5e8',1,'arm_lms_norm_instance_f32::numTaps()'],['../structarm__lms__norm__instance__q31.html#a28e4c085af69c9c3e2e95dacf8004c3e',1,'arm_lms_norm_instance_q31::numTaps()'],['../structarm__lms__norm__instance__q15.html#a9ee7a45f4f315d7996a969e25fdc7146',1,'arm_lms_norm_instance_q15::numTaps()'],['../structarm__fir__sparse__instance__f32.html#a5e19e7f234ac30a3db843352bf2a8515',1,'arm_fir_sparse_instance_f32::numTaps()'],['../structarm__fir__sparse__instance__q31.html#a07b6c01e58ec6dde384719130d36b0dc',1,'arm_fir_sparse_instance_q31::numTaps()'],['../structarm__fir__sparse__instance__q15.html#a0f66b126dd8b85f7467cfb01b7bc4d77',1,'arm_fir_sparse_instance_q15::numTaps()'],['../structarm__fir__sparse__instance__q7.html#a54cdd27ca1c672b126c38763ce678b1c',1,'arm_fir_sparse_instance_q7::numTaps()']]],
+  ['nvalues',['nValues',['../structarm__linear__interp__instance__f32.html#a95f02a926b16d35359aca5b31e813b11',1,'arm_linear_interp_instance_f32']]]
+];
diff --git a/docs/DSP/html/search/variables_c.html b/docs/DSP/html/search/variables_c.html
new file mode 100644
index 0000000..b2260e4
--- /dev/null
+++ b/docs/DSP/html/search/variables_c.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_c.js b/docs/DSP/html/search/variables_c.js
new file mode 100644
index 0000000..1e4e647
--- /dev/null
+++ b/docs/DSP/html/search/variables_c.js
@@ -0,0 +1,6 @@
+var searchData=
+[
+  ['onebyfftlen',['onebyfftLen',['../structarm__cfft__radix2__instance__f32.html#a1d3d289d47443e597d88a40effd14b8f',1,'arm_cfft_radix2_instance_f32::onebyfftLen()'],['../structarm__cfft__radix4__instance__f32.html#ab9eed39e40b8d7c16381fbccf84467cd',1,'arm_cfft_radix4_instance_f32::onebyfftLen()']]],
+  ['outlen',['outLen',['../arm__convolution__example__f32_8c.html#a9c49c44c8bc5c432d220d33a26b4b589',1,'arm_convolution_example_f32.c']]],
+  ['outputq31',['outputQ31',['../arm__graphic__equalizer__example__q31_8c.html#a9862488450f2547b07aee8035d6b4d8a',1,'arm_graphic_equalizer_example_q31.c']]]
+];
diff --git a/docs/DSP/html/search/variables_d.html b/docs/DSP/html/search/variables_d.html
new file mode 100644
index 0000000..f477999
--- /dev/null
+++ b/docs/DSP/html/search/variables_d.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_d.js b/docs/DSP/html/search/variables_d.js
new file mode 100644
index 0000000..20dc7a9
--- /dev/null
+++ b/docs/DSP/html/search/variables_d.js
@@ -0,0 +1,20 @@
+var searchData=
+[
+  ['pbitrevtable',['pBitRevTable',['../structarm__cfft__radix2__instance__q15.html#ab88afeff6493be3c8b5e4530efa82d51',1,'arm_cfft_radix2_instance_q15::pBitRevTable()'],['../structarm__cfft__radix4__instance__q15.html#a4acf704ae0cf30b53bf0fbfae8e34a59',1,'arm_cfft_radix4_instance_q15::pBitRevTable()'],['../structarm__cfft__radix2__instance__q31.html#ada8e5264f4b22ff4c621817978994674',1,'arm_cfft_radix2_instance_q31::pBitRevTable()'],['../structarm__cfft__radix4__instance__q31.html#a33a3bc774c97373261699463c05dfe54',1,'arm_cfft_radix4_instance_q31::pBitRevTable()'],['../structarm__cfft__radix2__instance__f32.html#a92b8fa0a151cd800436094903a5ca0a4',1,'arm_cfft_radix2_instance_f32::pBitRevTable()'],['../structarm__cfft__radix4__instance__f32.html#a8da0d2ca69749fde8cbb95caeac6fe6a',1,'arm_cfft_radix4_instance_f32::pBitRevTable()'],['../structarm__cfft__instance__q15.html#ac9160b80243b99a0b6e2f75ddb5cf0ae',1,'arm_cfft_instance_q15::pBitRevTable()'],['../structarm__cfft__instance__q31.html#a8a464461649f023325ced1e10470f5d0',1,'arm_cfft_instance_q31::pBitRevTable()'],['../structarm__cfft__instance__f32.html#a21ceaf59a1bb8440af57c28d2dd9bbab',1,'arm_cfft_instance_f32::pBitRevTable()']]],
+  ['pcfft',['pCfft',['../structarm__rfft__instance__q15.html#a4329c15b056444746d37ff082a24d31a',1,'arm_rfft_instance_q15::pCfft()'],['../structarm__rfft__instance__q31.html#a8fe10d425b59e096c23aa4bb5caa1974',1,'arm_rfft_instance_q31::pCfft()'],['../structarm__rfft__instance__f32.html#a9f47ba9f50c81e4445ae3827b981bc05',1,'arm_rfft_instance_f32::pCfft()'],['../structarm__dct4__instance__f32.html#a018f7860b6e070af533fb7d76c7cdc32',1,'arm_dct4_instance_f32::pCfft()'],['../structarm__dct4__instance__q31.html#ac96579cfb28d08bb11dd2fe4c6303833',1,'arm_dct4_instance_q31::pCfft()'],['../structarm__dct4__instance__q15.html#a7284932ee8c36107c33815eb62eadffc',1,'arm_dct4_instance_q15::pCfft()']]],
+  ['pcoeffs',['pCoeffs',['../structarm__fir__instance__q7.html#a0e45aedefc3fffad6cb315c5b6e5bd49',1,'arm_fir_instance_q7::pCoeffs()'],['../structarm__fir__instance__q15.html#a6d16db16a5f8f0db54938f2967244d9e',1,'arm_fir_instance_q15::pCoeffs()'],['../structarm__fir__instance__q31.html#afaae4c884bdf11a4ec2f3b9bb2bb51d0',1,'arm_fir_instance_q31::pCoeffs()'],['../structarm__fir__instance__f32.html#a1c9cfca901d5902afeb640f2831488f4',1,'arm_fir_instance_f32::pCoeffs()'],['../structarm__biquad__casd__df1__inst__q15.html#a1edaacdebb5b09d7635bf20c779855fc',1,'arm_biquad_casd_df1_inst_q15::pCoeffs()'],['../structarm__biquad__casd__df1__inst__q31.html#aa62366c632f3b5305086f841f079dbd2',1,'arm_biquad_casd_df1_inst_q31::pCoeffs()'],['../structarm__biquad__casd__df1__inst__f32.html#af9df3820576fb921809d1462c9c6d16c',1,'arm_biquad_casd_df1_inst_f32::pCoeffs()'],['../structarm__fir__decimate__instance__q15.html#a01cacab67e73945e8289075598ede14d',1,'arm_fir_decimate_instance_q15::pCoeffs()'],['../structarm__fir__decimate__instance__q31.html#a030d0391538c2481c5b348fd09a952ff',1,'arm_fir_decimate_instance_q31::pCoeffs()'],['../structarm__fir__decimate__instance__f32.html#a268a8b0e80a3d9764baf33e4bc10dde2',1,'arm_fir_decimate_instance_f32::pCoeffs()'],['../structarm__fir__interpolate__instance__q15.html#a767d91d61d4c0beeddd4325d28d28e24',1,'arm_fir_interpolate_instance_q15::pCoeffs()'],['../structarm__fir__interpolate__instance__q31.html#afa719433687e1936ec3403d0d32f06e6',1,'arm_fir_interpolate_instance_q31::pCoeffs()'],['../structarm__fir__interpolate__instance__f32.html#a86053b715980a93c9df630d6de5bb63c',1,'arm_fir_interpolate_instance_f32::pCoeffs()'],['../structarm__biquad__cas__df1__32x64__ins__q31.html#a490462d6ebe0fecfb6acbf51bed22ecf',1,'arm_biquad_cas_df1_32x64_ins_q31::pCoeffs()'],['../structarm__biquad__cascade__df2T__instance__f32.html#a49a24fe1b6ad3b0b26779c32d8d80b2e',1,'arm_biquad_cascade_df2T_instance_f32::pCoeffs()'],['../structarm__biquad__cascade__stereo__df2T__instance__f32.html#a58b15644de62a632c5e9d4a563569dc6',1,'arm_biquad_cascade_stereo_df2T_instance_f32::pCoeffs()'],['../structarm__biquad__cascade__df2T__instance__f64.html#ae2f0180f9038c0393e1d6921bb3b878b',1,'arm_biquad_cascade_df2T_instance_f64::pCoeffs()'],['../structarm__fir__lattice__instance__q15.html#a78f872826140069cf67836fff87360bc',1,'arm_fir_lattice_instance_q15::pCoeffs()'],['../structarm__fir__lattice__instance__q31.html#a66c3364bf5863cd45e05f1652c3dc522',1,'arm_fir_lattice_instance_q31::pCoeffs()'],['../structarm__fir__lattice__instance__f32.html#a33bf5948c947f9ef80a99717cb0a0a43',1,'arm_fir_lattice_instance_f32::pCoeffs()'],['../structarm__lms__instance__f32.html#a4795c6f7d3f17cec15c2fd09f66edd1a',1,'arm_lms_instance_f32::pCoeffs()'],['../structarm__lms__instance__q15.html#a42f95368b94898eb82608e1113d18cab',1,'arm_lms_instance_q15::pCoeffs()'],['../structarm__lms__instance__q31.html#a4afe56e991a5416adfd462aa88bda500',1,'arm_lms_instance_q31::pCoeffs()'],['../structarm__lms__norm__instance__f32.html#a1ba688d90aba7de003ed4ad8e2e7ddda',1,'arm_lms_norm_instance_f32::pCoeffs()'],['../structarm__lms__norm__instance__q31.html#a57a64c1ff102d033c1bd05043f1d9955',1,'arm_lms_norm_instance_q31::pCoeffs()'],['../structarm__lms__norm__instance__q15.html#ae7bca648c75a2ffa02d87852bb78bc8a',1,'arm_lms_norm_instance_q15::pCoeffs()'],['../structarm__fir__sparse__instance__f32.html#a04af7c738dfb0882ad102fcad501d94a',1,'arm_fir_sparse_instance_f32::pCoeffs()'],['../structarm__fir__sparse__instance__q31.html#a093d6227f0d1597982cd083fb126f4e0',1,'arm_fir_sparse_instance_q31::pCoeffs()'],['../structarm__fir__sparse__instance__q15.html#a78a6565473b5f0b8c77c3f0f58a76069',1,'arm_fir_sparse_instance_q15::pCoeffs()'],['../structarm__fir__sparse__instance__q7.html#a3dac86f15e33553e8f3e19e0d712bae5',1,'arm_fir_sparse_instance_q7::pCoeffs()']]],
+  ['pcosfactor',['pCosFactor',['../structarm__dct4__instance__f32.html#a6da1187e070801e011ce5e0582efa861',1,'arm_dct4_instance_f32::pCosFactor()'],['../structarm__dct4__instance__q31.html#af97204d1838925621fc82021a0c2d6c1',1,'arm_dct4_instance_q31::pCosFactor()'],['../structarm__dct4__instance__q15.html#ac76df681b1bd502fb4874c06f055dded',1,'arm_dct4_instance_q15::pCosFactor()']]],
+  ['pdata',['pData',['../structarm__matrix__instance__f32.html#af3917c032600a9dfd5ed4a96f074910a',1,'arm_matrix_instance_f32::pData()'],['../structarm__matrix__instance__f64.html#a5b2475f8ff1e4818955cdd18bc40a097',1,'arm_matrix_instance_f64::pData()'],['../structarm__matrix__instance__q15.html#a6da33a5553e634787d0f515cf8d724af',1,'arm_matrix_instance_q15::pData()'],['../structarm__matrix__instance__q31.html#a09a64267c0579fef086efc9059741e56',1,'arm_matrix_instance_q31::pData()'],['../structarm__bilinear__interp__instance__f32.html#afd1e764591c991c212d56c893efb5ea4',1,'arm_bilinear_interp_instance_f32::pData()'],['../structarm__bilinear__interp__instance__q31.html#a843eae0c9db5f815e77e1aaf9afea358',1,'arm_bilinear_interp_instance_q31::pData()'],['../structarm__bilinear__interp__instance__q15.html#a50d75b1316cee3e0dfad6dcc4c9a2954',1,'arm_bilinear_interp_instance_q15::pData()'],['../structarm__bilinear__interp__instance__q7.html#af05194d691bbefb02c34bafb22ca9ef0',1,'arm_bilinear_interp_instance_q7::pData()']]],
+  ['phaselength',['phaseLength',['../structarm__fir__interpolate__instance__q15.html#ad5178a02a697a77e0d0e60705d9f0a19',1,'arm_fir_interpolate_instance_q15::phaseLength()'],['../structarm__fir__interpolate__instance__q31.html#a5d243796584afc7cd6c557f00b7acca5',1,'arm_fir_interpolate_instance_q31::phaseLength()'],['../structarm__fir__interpolate__instance__f32.html#a389e669e13ec56292a70db8e92194b12',1,'arm_fir_interpolate_instance_f32::phaseLength()']]],
+  ['pkcoeffs',['pkCoeffs',['../structarm__iir__lattice__instance__q15.html#a41c214a1ec38d4a82fae8899d715dd29',1,'arm_iir_lattice_instance_q15::pkCoeffs()'],['../structarm__iir__lattice__instance__q31.html#a1d30aa16aac7722936ea9dee59211863',1,'arm_iir_lattice_instance_q31::pkCoeffs()'],['../structarm__iir__lattice__instance__f32.html#aa69fcdd3775e828d450ce1bbd978fa31',1,'arm_iir_lattice_instance_f32::pkCoeffs()']]],
+  ['postshift',['postShift',['../structarm__biquad__casd__df1__inst__q15.html#ada7e9d6269e6ed4eacf8f68729e9832d',1,'arm_biquad_casd_df1_inst_q15::postShift()'],['../structarm__biquad__casd__df1__inst__q31.html#a636c7fbe09ec4bef0bc0a4b4e2151cbe',1,'arm_biquad_casd_df1_inst_q31::postShift()'],['../structarm__biquad__cas__df1__32x64__ins__q31.html#a8e9d58e8dba5aa3b2fc4f36d2ed07996',1,'arm_biquad_cas_df1_32x64_ins_q31::postShift()'],['../structarm__lms__instance__q15.html#acca5fbaef4a52ae411de24c9a0b929cf',1,'arm_lms_instance_q15::postShift()'],['../structarm__lms__instance__q31.html#a4705a8f0011bb9166e09bf5bd51e595e',1,'arm_lms_instance_q31::postShift()'],['../structarm__lms__norm__instance__q31.html#a28d7b9e437817f83397e081967e90f3c',1,'arm_lms_norm_instance_q31::postShift()'],['../structarm__lms__norm__instance__q15.html#aa0d435fbcf7dedb7179d4467e9b79e9f',1,'arm_lms_norm_instance_q15::postShift()']]],
+  ['prfft',['pRfft',['../structarm__dct4__instance__f32.html#a978f37fc19add31af243ab5c63ae502f',1,'arm_dct4_instance_f32::pRfft()'],['../structarm__dct4__instance__q31.html#af1487dab5e7963b85dc0fdc6bf492542',1,'arm_dct4_instance_q31::pRfft()'],['../structarm__dct4__instance__q15.html#a11cf95c1cd9dd2dd5e4b81b8f88dc208',1,'arm_dct4_instance_q15::pRfft()']]],
+  ['pstate',['pState',['../structarm__fir__instance__q7.html#aaddea3b9c7e16ddfd9428b7bf9f9c200',1,'arm_fir_instance_q7::pState()'],['../structarm__fir__instance__q15.html#aa8d25f44f45b6a6c4cf38c31569b8a01',1,'arm_fir_instance_q15::pState()'],['../structarm__fir__instance__q31.html#a409f39c93b744784648bdc365541444d',1,'arm_fir_instance_q31::pState()'],['../structarm__fir__instance__f32.html#a7afcf4022e8560db9b8fd28b0d090a15',1,'arm_fir_instance_f32::pState()'],['../structarm__biquad__casd__df1__inst__q15.html#a5481104ef2f8f81360b80b47d69ae932',1,'arm_biquad_casd_df1_inst_q15::pState()'],['../structarm__biquad__casd__df1__inst__q31.html#a5dcf4727f58eb4e8e8b392508d8657bb',1,'arm_biquad_casd_df1_inst_q31::pState()'],['../structarm__biquad__casd__df1__inst__f32.html#a8c245d79e0d8cfabc82409d4b54fb682',1,'arm_biquad_casd_df1_inst_f32::pState()'],['../structarm__fir__decimate__instance__q15.html#a3f7b5184bb28853ef401b001df121047',1,'arm_fir_decimate_instance_q15::pState()'],['../structarm__fir__decimate__instance__q31.html#a0ef0ef9e265f7ab873cfc6daa7593fdb',1,'arm_fir_decimate_instance_q31::pState()'],['../structarm__fir__decimate__instance__f32.html#a5bddf29aaaf2011d2e3bcec59a83f633',1,'arm_fir_decimate_instance_f32::pState()'],['../structarm__fir__interpolate__instance__q15.html#a26b864363fa47954248f2590e3a82a3c',1,'arm_fir_interpolate_instance_q15::pState()'],['../structarm__fir__interpolate__instance__q31.html#addde04514b6e6ac72be3d609f0398b1a',1,'arm_fir_interpolate_instance_q31::pState()'],['../structarm__fir__interpolate__instance__f32.html#a42a8ba1bda85fa86d7b6c84d3da4c75b',1,'arm_fir_interpolate_instance_f32::pState()'],['../structarm__biquad__cas__df1__32x64__ins__q31.html#a4c899cdfaf2bb955323e93637bd662e0',1,'arm_biquad_cas_df1_32x64_ins_q31::pState()'],['../structarm__biquad__cascade__df2T__instance__f32.html#a24d223addfd926a7177088cf2efe76b1',1,'arm_biquad_cascade_df2T_instance_f32::pState()'],['../structarm__biquad__cascade__stereo__df2T__instance__f32.html#a2cb00048bb1fe957a03c1ff56dfaf8f0',1,'arm_biquad_cascade_stereo_df2T_instance_f32::pState()'],['../structarm__biquad__cascade__df2T__instance__f64.html#a0bde57b618e3f9059b23b0de64e12ce3',1,'arm_biquad_cascade_df2T_instance_f64::pState()'],['../structarm__fir__lattice__instance__q15.html#a37b90dea2bc3ee7c9951a9fe74db0cbb',1,'arm_fir_lattice_instance_q15::pState()'],['../structarm__fir__lattice__instance__q31.html#a08fe9494ab7cd336b791e9657adadcf6',1,'arm_fir_lattice_instance_q31::pState()'],['../structarm__fir__lattice__instance__f32.html#ae348884a1ba9b83fadccd5da640cbcaf',1,'arm_fir_lattice_instance_f32::pState()'],['../structarm__iir__lattice__instance__q15.html#afd0136ab917b529554d93f41a5e04618',1,'arm_iir_lattice_instance_q15::pState()'],['../structarm__iir__lattice__instance__q31.html#a941282745effd26a889fbfadf4b95e6a',1,'arm_iir_lattice_instance_q31::pState()'],['../structarm__iir__lattice__instance__f32.html#a30babe7815510219e6e3d28e6e4a5969',1,'arm_iir_lattice_instance_f32::pState()'],['../structarm__lms__instance__f32.html#aaf94285be2f99b5b9af40bea8dcb14b9',1,'arm_lms_instance_f32::pState()'],['../structarm__lms__instance__q15.html#a9a575ff82c1e68cbb583083439260d08',1,'arm_lms_instance_q15::pState()'],['../structarm__lms__instance__q31.html#a206d47b49de6f357f933ebe61520753c',1,'arm_lms_instance_q31::pState()'],['../structarm__lms__norm__instance__f32.html#a0bc03338687002ed5f2e4a363eb095ec',1,'arm_lms_norm_instance_f32::pState()'],['../structarm__lms__norm__instance__q31.html#a6b25c96cf048b77078d62f4252a01ec4',1,'arm_lms_norm_instance_q31::pState()'],['../structarm__lms__norm__instance__q15.html#aa4de490b3bdbd03561b76ee07901c8e3',1,'arm_lms_norm_instance_q15::pState()'],['../structarm__fir__sparse__instance__f32.html#a794af0916666d11cc564d6df08553555',1,'arm_fir_sparse_instance_f32::pState()'],['../structarm__fir__sparse__instance__q31.html#a830be89daa5a393b225048889aa045d1',1,'arm_fir_sparse_instance_q31::pState()'],['../structarm__fir__sparse__instance__q15.html#a98b92b0f5208110129b9a67b1db90408',1,'arm_fir_sparse_instance_q15::pState()'],['../structarm__fir__sparse__instance__q7.html#a18072cf3ef3666d588f0d49512f2b28f',1,'arm_fir_sparse_instance_q7::pState()']]],
+  ['ptapdelay',['pTapDelay',['../structarm__fir__sparse__instance__f32.html#aaa54ae67e5d10c6dd0d697945c638d31',1,'arm_fir_sparse_instance_f32::pTapDelay()'],['../structarm__fir__sparse__instance__q31.html#ab87ae457adec8f727afefaa2599fc983',1,'arm_fir_sparse_instance_q31::pTapDelay()'],['../structarm__fir__sparse__instance__q15.html#aeab2855176c6efdb231a73a3672837d5',1,'arm_fir_sparse_instance_q15::pTapDelay()'],['../structarm__fir__sparse__instance__q7.html#ac625393c84bc0342ffdf26fc4eba1ac1',1,'arm_fir_sparse_instance_q7::pTapDelay()']]],
+  ['ptwiddle',['pTwiddle',['../structarm__cfft__radix2__instance__q15.html#a3809dd15e7cbf1a054c728cfbbb0cc5a',1,'arm_cfft_radix2_instance_q15::pTwiddle()'],['../structarm__cfft__radix4__instance__q15.html#a29dd693537e45421a36891f8439e1fba',1,'arm_cfft_radix4_instance_q15::pTwiddle()'],['../structarm__cfft__radix2__instance__q31.html#a1d5bbe9a991e133f81652a77a7985d23',1,'arm_cfft_radix2_instance_q31::pTwiddle()'],['../structarm__cfft__radix4__instance__q31.html#a561c22dee4cbdcfa0fd5f15106ecc306',1,'arm_cfft_radix4_instance_q31::pTwiddle()'],['../structarm__cfft__radix2__instance__f32.html#adb0c9d47dbfbd90a6f6ed0a05313a974',1,'arm_cfft_radix2_instance_f32::pTwiddle()'],['../structarm__cfft__radix4__instance__f32.html#a14860c7544911702ca1fa0bf78204ef3',1,'arm_cfft_radix4_instance_f32::pTwiddle()'],['../structarm__cfft__instance__q15.html#afdaf12ce4687cec021c5ae73d0987a3f',1,'arm_cfft_instance_q15::pTwiddle()'],['../structarm__cfft__instance__q31.html#af751114feb91de3ace8600e91bdd0872',1,'arm_cfft_instance_q31::pTwiddle()'],['../structarm__cfft__instance__f32.html#a59cc6f753f1498716e1444ac054c06de',1,'arm_cfft_instance_f32::pTwiddle()'],['../structarm__dct4__instance__f32.html#ad13544aafad268588c62e3eb35ae662c',1,'arm_dct4_instance_f32::pTwiddle()'],['../structarm__dct4__instance__q31.html#a7db236e22673146bb1d2c962f0713f08',1,'arm_dct4_instance_q31::pTwiddle()'],['../structarm__dct4__instance__q15.html#abc6c847e9f906781e1d5da40e9aafa76',1,'arm_dct4_instance_q15::pTwiddle()']]],
+  ['ptwiddleareal',['pTwiddleAReal',['../structarm__rfft__instance__q15.html#affbf2de522ac029432d98e8373c0ec53',1,'arm_rfft_instance_q15::pTwiddleAReal()'],['../structarm__rfft__instance__q31.html#a2a0c944e66bab92fcbe19d1c29153250',1,'arm_rfft_instance_q31::pTwiddleAReal()'],['../structarm__rfft__instance__f32.html#a534cc7e6e9b3e3dd022fad611c762142',1,'arm_rfft_instance_f32::pTwiddleAReal()']]],
+  ['ptwiddlebreal',['pTwiddleBReal',['../structarm__rfft__instance__q15.html#a937d815022adc557b435ba8c6cd58b0d',1,'arm_rfft_instance_q15::pTwiddleBReal()'],['../structarm__rfft__instance__q31.html#ae5070be4c2e0327e618f5e1f4c5b9d80',1,'arm_rfft_instance_q31::pTwiddleBReal()'],['../structarm__rfft__instance__f32.html#a23543ecfd027fea2477fe1eea23c3c4d',1,'arm_rfft_instance_f32::pTwiddleBReal()']]],
+  ['ptwiddlerfft',['pTwiddleRFFT',['../structarm__rfft__fast__instance__f32.html#a9f30b04f163fabc1b24421d3c323d5fc',1,'arm_rfft_fast_instance_f32']]],
+  ['pvcoeffs',['pvCoeffs',['../structarm__iir__lattice__instance__q15.html#a4c4f57f45b223abbe2a9fb727bd2cad9',1,'arm_iir_lattice_instance_q15::pvCoeffs()'],['../structarm__iir__lattice__instance__q31.html#a04507e2b982b1dfa97b7b55752dea6b9',1,'arm_iir_lattice_instance_q31::pvCoeffs()'],['../structarm__iir__lattice__instance__f32.html#afc7c8f577e6f27d097fe55f57e707f72',1,'arm_iir_lattice_instance_f32::pvCoeffs()']]],
+  ['pydata',['pYData',['../structarm__linear__interp__instance__f32.html#ab373001f6afad0850359c344a4d7eee4',1,'arm_linear_interp_instance_f32']]]
+];
diff --git a/docs/DSP/html/search/variables_e.html b/docs/DSP/html/search/variables_e.html
new file mode 100644
index 0000000..1165006
--- /dev/null
+++ b/docs/DSP/html/search/variables_e.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_e.js b/docs/DSP/html/search/variables_e.js
new file mode 100644
index 0000000..0e26e8b
--- /dev/null
+++ b/docs/DSP/html/search/variables_e.js
@@ -0,0 +1,14 @@
+var searchData=
+[
+  ['realcoefa',['realCoefA',['../group__RealFFT__Table.html#ga8b1ad947c470596674fa3364e16045c6',1,'arm_rfft_init_f32.c']]],
+  ['realcoefaq15',['realCoefAQ15',['../group__RealFFT__Table.html#ga11e84d0ee257a547f749b37dd0078d36',1,'realCoefAQ15(): arm_rfft_init_q15.c'],['../group__RealFFT__Table.html#ga11e84d0ee257a547f749b37dd0078d36',1,'realCoefAQ15(): arm_rfft_init_q15.c']]],
+  ['realcoefaq31',['realCoefAQ31',['../group__RealFFT__Table.html#gaf1592a6cf0504675205074a43c3728a2',1,'realCoefAQ31(): arm_rfft_init_q31.c'],['../group__RealFFT__Table.html#gaf1592a6cf0504675205074a43c3728a2',1,'realCoefAQ31(): arm_rfft_init_q31.c']]],
+  ['realcoefb',['realCoefB',['../group__RealFFT__Table.html#gac52f98b52a1f03bfac8b57a67ba07397',1,'arm_rfft_init_f32.c']]],
+  ['realcoefbq15',['realCoefBQ15',['../group__RealFFT__Table.html#gac871666f018b70938b2b98017628cb97',1,'realCoefBQ15(): arm_rfft_init_q15.c'],['../group__RealFFT__Table.html#gac871666f018b70938b2b98017628cb97',1,'realCoefBQ15(): arm_rfft_init_q15.c']]],
+  ['realcoefbq31',['realCoefBQ31',['../group__RealFFT__Table.html#ga1eb5745728a61c3715755f5d69a4a960',1,'realCoefBQ31(): arm_rfft_init_q31.c'],['../group__RealFFT__Table.html#ga1eb5745728a61c3715755f5d69a4a960',1,'realCoefBQ31(): arm_rfft_init_q31.c']]],
+  ['reciptable',['recipTable',['../structarm__lms__norm__instance__q31.html#a85836d0907077b9ac660f7bbbaa9d694',1,'arm_lms_norm_instance_q31::recipTable()'],['../structarm__lms__norm__instance__q15.html#a9aabb0e4c79f3db807e7a441fa36f5f8',1,'arm_lms_norm_instance_q15::recipTable()']]],
+  ['refdotprodout',['refDotProdOut',['../arm__dotproduct__example__f32_8c.html#ad57c1f9ad68d098d79b15ec6844a26fc',1,'arm_dotproduct_example_f32.c']]],
+  ['refindex',['refIndex',['../arm__fft__bin__example__f32_8c.html#aec50b0f697fd9e7e7e244487a4bd57e4',1,'arm_fft_bin_example_f32.c']]],
+  ['refoutput',['refOutput',['../arm__fir__data_8c.html#aa7570f8c2e7a3c929d9d32a14a51389f',1,'refOutput(): arm_fir_data.c'],['../arm__fir__example__f32_8c.html#a12d0acaa028f1dcd964d2d188e7df331',1,'refOutput(): arm_fir_data.c']]],
+  ['refvarianceout',['refVarianceOut',['../arm__variance__example__f32_8c.html#a26cbbfe2a7905669e8440159465050df',1,'arm_variance_example_f32.c']]]
+];
diff --git a/docs/DSP/html/search/variables_f.html b/docs/DSP/html/search/variables_f.html
new file mode 100644
index 0000000..537dd7c
--- /dev/null
+++ b/docs/DSP/html/search/variables_f.html
@@ -0,0 +1,26 @@
+
+
+
+
+
+
+
+
+
+
    
+
    Loading...
    
+
    
+
+
    Searching...
    
+
    No Matches
    
+
+
    
+
+
diff --git a/docs/DSP/html/search/variables_f.js b/docs/DSP/html/search/variables_f.js
new file mode 100644
index 0000000..3508269
--- /dev/null
+++ b/docs/DSP/html/search/variables_f.js
@@ -0,0 +1,21 @@
+var searchData=
+[
+  ['sinoutput',['sinOutput',['../arm__sin__cos__example__f32_8c.html#a1e232694019f6b61710fbff5ee27126c',1,'arm_sin_cos_example_f32.c']]],
+  ['sinsquareoutput',['sinSquareOutput',['../arm__sin__cos__example__f32_8c.html#aa5a66e866ebb91eb971f2805209e9d36',1,'arm_sin_cos_example_f32.c']]],
+  ['sint',['Sint',['../structarm__rfft__fast__instance__f32.html#a37419ababdfb3151b1891ae6bcd21012',1,'arm_rfft_fast_instance_f32']]],
+  ['sintable_5ff32',['sinTable_f32',['../arm__common__tables_8h.html#a1dec82d596780f1a66ef4f76f137c1d9',1,'sinTable_f32(): arm_common_tables.c'],['../arm__common__tables_8c.html#a1dec82d596780f1a66ef4f76f137c1d9',1,'sinTable_f32(): arm_common_tables.c']]],
+  ['sintable_5fq15',['sinTable_q15',['../arm__common__tables_8h.html#a9cbcfe313f61add745ebfeddb4fecd55',1,'sinTable_q15(): arm_common_tables.c'],['../arm__common__tables_8c.html#a9cbcfe313f61add745ebfeddb4fecd55',1,'sinTable_q15(): arm_common_tables.c']]],
+  ['sintable_5fq31',['sinTable_q31',['../arm__common__tables_8h.html#a8bfccee9e1c0042cf4a765f4b19d097d',1,'sinTable_q31(): arm_common_tables.c'],['../arm__common__tables_8c.html#a8bfccee9e1c0042cf4a765f4b19d097d',1,'sinTable_q31(): arm_common_tables.c']]],
+  ['snr',['snr',['../arm__convolution__example__f32_8c.html#af06013f588a7003278de222913c9d819',1,'snr(): arm_convolution_example_f32.c'],['../arm__fir__example__f32_8c.html#af06013f588a7003278de222913c9d819',1,'snr(): arm_fir_example_f32.c'],['../arm__graphic__equalizer__example__q31_8c.html#af06013f588a7003278de222913c9d819',1,'snr(): arm_graphic_equalizer_example_q31.c'],['../arm__matrix__example__f32_8c.html#af06013f588a7003278de222913c9d819',1,'snr(): arm_matrix_example_f32.c']]],
+  ['snr1',['snr1',['../arm__linear__interp__example__f32_8c.html#ad492c21cf2dd4e9199ae46c77f812cbc',1,'arm_linear_interp_example_f32.c']]],
+  ['snr2',['snr2',['../arm__linear__interp__example__f32_8c.html#a269948ab25f230d33e3f22eab85aa1cf',1,'arm_linear_interp_example_f32.c']]],
+  ['srca_5fbuf_5ff32',['srcA_buf_f32',['../arm__dotproduct__example__f32_8c.html#a0c248a472fdc0507e4ab7d693e4876b6',1,'arm_dotproduct_example_f32.c']]],
+  ['srcalen',['srcALen',['../arm__convolution__example__f32_8c.html#ace48ed566e2cd6a680f0681192e6af28',1,'arm_convolution_example_f32.c']]],
+  ['srcb_5fbuf_5ff32',['srcB_buf_f32',['../arm__dotproduct__example__f32_8c.html#a67d9082c1585d4854ae9ca38db170ff5',1,'arm_dotproduct_example_f32.c']]],
+  ['srcblen',['srcBLen',['../arm__convolution__example__f32_8c.html#aea71286f498978c5ed3775609b974fc8',1,'arm_convolution_example_f32.c']]],
+  ['state',['state',['../structarm__pid__instance__q15.html#a4a3f0a878b5b6b055e3478a2f244cd30',1,'arm_pid_instance_q15::state()'],['../structarm__pid__instance__q31.html#a228e4a64da6014844a0a671a1fa391d4',1,'arm_pid_instance_q31::state()'],['../structarm__pid__instance__f32.html#afd394e1e52fb1d526aa472c83b8f2464',1,'arm_pid_instance_f32::state()']]],
+  ['stateindex',['stateIndex',['../structarm__fir__sparse__instance__f32.html#a57585aeca9dc8686e08df2865375a86d',1,'arm_fir_sparse_instance_f32::stateIndex()'],['../structarm__fir__sparse__instance__q31.html#a557ed9d477e76e4ad2019344f19f568a',1,'arm_fir_sparse_instance_q31::stateIndex()'],['../structarm__fir__sparse__instance__q15.html#a89487f28cab52637426024005e478985',1,'arm_fir_sparse_instance_q15::stateIndex()'],['../structarm__fir__sparse__instance__q7.html#a2d2e65473fe3a3f2b953b4e0b60824df',1,'arm_fir_sparse_instance_q7::stateIndex()']]],
+  ['status',['status',['../arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3',1,'status(): arm_dotproduct_example_f32.c'],['../arm__sin__cos__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3',1,'status(): arm_sin_cos_example_f32.c']]],
+  ['std',['std',['../arm__class__marks__example__f32_8c.html#a150b0cf729b51893379f5b5548d4f989',1,'arm_class_marks_example_f32.c']]],
+  ['student_5fnum',['student_num',['../arm__class__marks__example__f32_8c.html#a798cf43a3725d7df2fcaf3f328969f53',1,'arm_class_marks_example_f32.c']]]
+];
diff --git a/docs/DSP/html/sinCos.gif b/docs/DSP/html/sinCos.gif
new file mode 100644
index 0000000..b31221f
Binary files /dev/null and b/docs/DSP/html/sinCos.gif differ
diff --git a/docs/DSP/html/structarm__bilinear__interp__instance__f32.html b/docs/DSP/html/structarm__bilinear__interp__instance__f32.html
new file mode 100644
index 0000000..83d1253
--- /dev/null
+++ b/docs/DSP/html/structarm__bilinear__interp__instance__f32.html
@@ -0,0 +1,196 @@
+
+
+
+
+
+arm_bilinear_interp_instance_f32 Struct Reference
+CMSIS-DSP: arm_bilinear_interp_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_bilinear_interp_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point bilinear interpolation function.  
+
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numRows
     
    uint16_t numCols
     
    float32_t * pData
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_bilinear_interp_instance_f32::numCols
    
+
    
+
    number of columns in the data table. 
    
+
+
    Referenced by arm_bilinear_interp_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_bilinear_interp_instance_f32::numRows
    
+
    
+
    number of rows in the data table. 
    
+
+
    Referenced by arm_bilinear_interp_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_bilinear_interp_instance_f32::pData
    
+
    
+
    points to the data table. 
    
+
+
    Referenced by arm_bilinear_interp_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__bilinear__interp__instance__f32.js b/docs/DSP/html/structarm__bilinear__interp__instance__f32.js
new file mode 100644
index 0000000..f6412fe
--- /dev/null
+++ b/docs/DSP/html/structarm__bilinear__interp__instance__f32.js
@@ -0,0 +1,6 @@
+var structarm__bilinear__interp__instance__f32 =
+[
+    [ "numCols", "structarm__bilinear__interp__instance__f32.html#aede17bebfb1f835b61d71dd813eab3f8", null ],
+    [ "numRows", "structarm__bilinear__interp__instance__f32.html#a34f2b17cc57b95011960df9718af6ed6", null ],
+    [ "pData", "structarm__bilinear__interp__instance__f32.html#afd1e764591c991c212d56c893efb5ea4", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__bilinear__interp__instance__q15.html b/docs/DSP/html/structarm__bilinear__interp__instance__q15.html
new file mode 100644
index 0000000..d04a40a
--- /dev/null
+++ b/docs/DSP/html/structarm__bilinear__interp__instance__q15.html
@@ -0,0 +1,196 @@
+
+
+
+
+
+arm_bilinear_interp_instance_q15 Struct Reference
+CMSIS-DSP: arm_bilinear_interp_instance_q15 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_bilinear_interp_instance_q15 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q15 bilinear interpolation function.  
+
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numRows
     
    uint16_t numCols
     
    q15_t * pData
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_bilinear_interp_instance_q15::numCols
    
+
    
+
    number of columns in the data table. 
    
+
+
    Referenced by arm_bilinear_interp_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_bilinear_interp_instance_q15::numRows
    
+
    
+
    number of rows in the data table. 
    
+
+
    Referenced by arm_bilinear_interp_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_bilinear_interp_instance_q15::pData
    
+
    
+
    points to the data table. 
    
+
+
    Referenced by arm_bilinear_interp_q15().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__bilinear__interp__instance__q15.js b/docs/DSP/html/structarm__bilinear__interp__instance__q15.js
new file mode 100644
index 0000000..8404ecf
--- /dev/null
+++ b/docs/DSP/html/structarm__bilinear__interp__instance__q15.js
@@ -0,0 +1,6 @@
+var structarm__bilinear__interp__instance__q15 =
+[
+    [ "numCols", "structarm__bilinear__interp__instance__q15.html#a7fa8772d01583374ff8ac18205a26a37", null ],
+    [ "numRows", "structarm__bilinear__interp__instance__q15.html#a2130ae30a804995a9f5d0e2189e08565", null ],
+    [ "pData", "structarm__bilinear__interp__instance__q15.html#a50d75b1316cee3e0dfad6dcc4c9a2954", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__bilinear__interp__instance__q31.html b/docs/DSP/html/structarm__bilinear__interp__instance__q31.html
new file mode 100644
index 0000000..b36bf41
--- /dev/null
+++ b/docs/DSP/html/structarm__bilinear__interp__instance__q31.html
@@ -0,0 +1,196 @@
+
+
+
+
+
+arm_bilinear_interp_instance_q31 Struct Reference
+CMSIS-DSP: arm_bilinear_interp_instance_q31 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_bilinear_interp_instance_q31 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q31 bilinear interpolation function.  
+
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numRows
     
    uint16_t numCols
     
    q31_t * pData
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_bilinear_interp_instance_q31::numCols
    
+
    
+
    number of columns in the data table. 
    
+
+
    Referenced by arm_bilinear_interp_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_bilinear_interp_instance_q31::numRows
    
+
    
+
    number of rows in the data table. 
    
+
+
    Referenced by arm_bilinear_interp_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_bilinear_interp_instance_q31::pData
    
+
    
+
    points to the data table. 
    
+
+
    Referenced by arm_bilinear_interp_q31().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__bilinear__interp__instance__q31.js b/docs/DSP/html/structarm__bilinear__interp__instance__q31.js
new file mode 100644
index 0000000..dafecb9
--- /dev/null
+++ b/docs/DSP/html/structarm__bilinear__interp__instance__q31.js
@@ -0,0 +1,6 @@
+var structarm__bilinear__interp__instance__q31 =
+[
+    [ "numCols", "structarm__bilinear__interp__instance__q31.html#a6c3eff4eb17ff1d43f170efb84713a2d", null ],
+    [ "numRows", "structarm__bilinear__interp__instance__q31.html#a2082e3eac56354d75291f03e96ce4aa5", null ],
+    [ "pData", "structarm__bilinear__interp__instance__q31.html#a843eae0c9db5f815e77e1aaf9afea358", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__bilinear__interp__instance__q7.html b/docs/DSP/html/structarm__bilinear__interp__instance__q7.html
new file mode 100644
index 0000000..9453c0f
--- /dev/null
+++ b/docs/DSP/html/structarm__bilinear__interp__instance__q7.html
@@ -0,0 +1,196 @@
+
+
+
+
+
+arm_bilinear_interp_instance_q7 Struct Reference
+CMSIS-DSP: arm_bilinear_interp_instance_q7 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_bilinear_interp_instance_q7 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q15 bilinear interpolation function.  
+
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numRows
     
    uint16_t numCols
     
    q7_t * pData
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_bilinear_interp_instance_q7::numCols
    
+
    
+
    number of columns in the data table. 
    
+
+
    Referenced by arm_bilinear_interp_q7().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_bilinear_interp_instance_q7::numRows
    
+
    
+
    number of rows in the data table. 
    
+
+
    Referenced by arm_bilinear_interp_q7().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q7_t* arm_bilinear_interp_instance_q7::pData
    
+
    
+
    points to the data table. 
    
+
+
    Referenced by arm_bilinear_interp_q7().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__bilinear__interp__instance__q7.js b/docs/DSP/html/structarm__bilinear__interp__instance__q7.js
new file mode 100644
index 0000000..749e67e
--- /dev/null
+++ b/docs/DSP/html/structarm__bilinear__interp__instance__q7.js
@@ -0,0 +1,6 @@
+var structarm__bilinear__interp__instance__q7 =
+[
+    [ "numCols", "structarm__bilinear__interp__instance__q7.html#a860dd0d24380ea06cfbb348fb3b12c9a", null ],
+    [ "numRows", "structarm__bilinear__interp__instance__q7.html#ad5a8067cab5f9ea4688b11a623e16607", null ],
+    [ "pData", "structarm__bilinear__interp__instance__q7.html#af05194d691bbefb02c34bafb22ca9ef0", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__biquad__cas__df1__32x64__ins__q31.html b/docs/DSP/html/structarm__biquad__cas__df1__32x64__ins__q31.html
new file mode 100644
index 0000000..e4986dc
--- /dev/null
+++ b/docs/DSP/html/structarm__biquad__cas__df1__32x64__ins__q31.html
@@ -0,0 +1,215 @@
+
+
+
+
+
+arm_biquad_cas_df1_32x64_ins_q31 Struct Reference
+CMSIS-DSP: arm_biquad_cas_df1_32x64_ins_q31 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_biquad_cas_df1_32x64_ins_q31 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the high precision Q31 Biquad cascade filter.  
+ More...
    
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint8_t numStages
     
    q63_t * pState
     
    q31_t * pCoeffs
     
    uint8_t postShift
     
    
+
    Description
    
+
    Examples: 
    arm_graphic_equalizer_example_q31.c.
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_biquad_cas_df1_32x64_ins_q31::numStages
    
+
    
+
    number of 2nd order stages in the filter. Overall order is 2*numStages. 
    
+
+
    Referenced by arm_biquad_cas_df1_32x64_init_q31(), and arm_biquad_cas_df1_32x64_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_biquad_cas_df1_32x64_ins_q31::pCoeffs
    
+
    
+
    points to the array of coefficients. The array is of length 5*numStages. 
    
+
+
    Referenced by arm_biquad_cas_df1_32x64_init_q31(), and arm_biquad_cas_df1_32x64_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_biquad_cas_df1_32x64_ins_q31::postShift
    
+
    
+
    additional shift, in bits, applied to each output sample. 
    
+
+
    Referenced by arm_biquad_cas_df1_32x64_init_q31(), and arm_biquad_cas_df1_32x64_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q63_t* arm_biquad_cas_df1_32x64_ins_q31::pState
    
+
    
+
    points to the array of state coefficients. The array is of length 4*numStages. 
    
+
+
    Referenced by arm_biquad_cas_df1_32x64_init_q31(), and arm_biquad_cas_df1_32x64_q31().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__biquad__cas__df1__32x64__ins__q31.js b/docs/DSP/html/structarm__biquad__cas__df1__32x64__ins__q31.js
new file mode 100644
index 0000000..994fb3e
--- /dev/null
+++ b/docs/DSP/html/structarm__biquad__cas__df1__32x64__ins__q31.js
@@ -0,0 +1,7 @@
+var structarm__biquad__cas__df1__32x64__ins__q31 =
+[
+    [ "numStages", "structarm__biquad__cas__df1__32x64__ins__q31.html#ad7cb9a9f5df8f4fcfc7a0b633672e574", null ],
+    [ "pCoeffs", "structarm__biquad__cas__df1__32x64__ins__q31.html#a490462d6ebe0fecfb6acbf51bed22ecf", null ],
+    [ "postShift", "structarm__biquad__cas__df1__32x64__ins__q31.html#a8e9d58e8dba5aa3b2fc4f36d2ed07996", null ],
+    [ "pState", "structarm__biquad__cas__df1__32x64__ins__q31.html#a4c899cdfaf2bb955323e93637bd662e0", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__biquad__cascade__df2T__instance__f32.html b/docs/DSP/html/structarm__biquad__cascade__df2T__instance__f32.html
new file mode 100644
index 0000000..d114d95
--- /dev/null
+++ b/docs/DSP/html/structarm__biquad__cascade__df2T__instance__f32.html
@@ -0,0 +1,196 @@
+
+
+
+
+
+arm_biquad_cascade_df2T_instance_f32 Struct Reference
+CMSIS-DSP: arm_biquad_cascade_df2T_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_biquad_cascade_df2T_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point transposed direct form II Biquad cascade filter.  
+
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint8_t numStages
     
    float32_t * pState
     
    float32_t * pCoeffs
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_biquad_cascade_df2T_instance_f32::numStages
    
+
    
+
    number of 2nd order stages in the filter. Overall order is 2*numStages. 
    
+
+
    Referenced by arm_biquad_cascade_df2T_f32(), and arm_biquad_cascade_df2T_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_biquad_cascade_df2T_instance_f32::pCoeffs
    
+
    
+
    points to the array of coefficients. The array is of length 5*numStages. 
    
+
+
    Referenced by arm_biquad_cascade_df2T_f32(), and arm_biquad_cascade_df2T_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_biquad_cascade_df2T_instance_f32::pState
    
+
    
+
    points to the array of state coefficients. The array is of length 2*numStages. 
    
+
+
    Referenced by arm_biquad_cascade_df2T_f32(), and arm_biquad_cascade_df2T_init_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__biquad__cascade__df2T__instance__f32.js b/docs/DSP/html/structarm__biquad__cascade__df2T__instance__f32.js
new file mode 100644
index 0000000..c23d4a8
--- /dev/null
+++ b/docs/DSP/html/structarm__biquad__cascade__df2T__instance__f32.js
@@ -0,0 +1,6 @@
+var structarm__biquad__cascade__df2T__instance__f32 =
+[
+    [ "numStages", "structarm__biquad__cascade__df2T__instance__f32.html#a4d17958c33c3d0a905f974bac50f033f", null ],
+    [ "pCoeffs", "structarm__biquad__cascade__df2T__instance__f32.html#a49a24fe1b6ad3b0b26779c32d8d80b2e", null ],
+    [ "pState", "structarm__biquad__cascade__df2T__instance__f32.html#a24d223addfd926a7177088cf2efe76b1", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__biquad__cascade__df2T__instance__f64.html b/docs/DSP/html/structarm__biquad__cascade__df2T__instance__f64.html
new file mode 100644
index 0000000..04ec84a
--- /dev/null
+++ b/docs/DSP/html/structarm__biquad__cascade__df2T__instance__f64.html
@@ -0,0 +1,196 @@
+
+
+
+
+
+arm_biquad_cascade_df2T_instance_f64 Struct Reference
+CMSIS-DSP: arm_biquad_cascade_df2T_instance_f64 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_biquad_cascade_df2T_instance_f64 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point transposed direct form II Biquad cascade filter.  
+
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint8_t numStages
     
    float64_t * pState
     
    float64_t * pCoeffs
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_biquad_cascade_df2T_instance_f64::numStages
    
+
    
+
    number of 2nd order stages in the filter. Overall order is 2*numStages. 
    
+
+
    Referenced by arm_biquad_cascade_df2T_f64(), and arm_biquad_cascade_df2T_init_f64().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float64_t* arm_biquad_cascade_df2T_instance_f64::pCoeffs
    
+
    
+
    points to the array of coefficients. The array is of length 5*numStages. 
    
+
+
    Referenced by arm_biquad_cascade_df2T_f64(), and arm_biquad_cascade_df2T_init_f64().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float64_t* arm_biquad_cascade_df2T_instance_f64::pState
    
+
    
+
    points to the array of state coefficients. The array is of length 2*numStages. 
    
+
+
    Referenced by arm_biquad_cascade_df2T_f64(), and arm_biquad_cascade_df2T_init_f64().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__biquad__cascade__df2T__instance__f64.js b/docs/DSP/html/structarm__biquad__cascade__df2T__instance__f64.js
new file mode 100644
index 0000000..009da47
--- /dev/null
+++ b/docs/DSP/html/structarm__biquad__cascade__df2T__instance__f64.js
@@ -0,0 +1,6 @@
+var structarm__biquad__cascade__df2T__instance__f64 =
+[
+    [ "numStages", "structarm__biquad__cascade__df2T__instance__f64.html#ad55380ff835b533aa5168f836db8a4de", null ],
+    [ "pCoeffs", "structarm__biquad__cascade__df2T__instance__f64.html#ae2f0180f9038c0393e1d6921bb3b878b", null ],
+    [ "pState", "structarm__biquad__cascade__df2T__instance__f64.html#a0bde57b618e3f9059b23b0de64e12ce3", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__biquad__cascade__stereo__df2T__instance__f32.html b/docs/DSP/html/structarm__biquad__cascade__stereo__df2T__instance__f32.html
new file mode 100644
index 0000000..0b9848e
--- /dev/null
+++ b/docs/DSP/html/structarm__biquad__cascade__stereo__df2T__instance__f32.html
@@ -0,0 +1,196 @@
+
+
+
+
+
+arm_biquad_cascade_stereo_df2T_instance_f32 Struct Reference
+CMSIS-DSP: arm_biquad_cascade_stereo_df2T_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_biquad_cascade_stereo_df2T_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point transposed direct form II Biquad cascade filter.  
+
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint8_t numStages
     
    float32_t * pState
     
    float32_t * pCoeffs
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_biquad_cascade_stereo_df2T_instance_f32::numStages
    
+
    
+
    number of 2nd order stages in the filter. Overall order is 2*numStages. 
    
+
+
    Referenced by arm_biquad_cascade_stereo_df2T_f32(), and arm_biquad_cascade_stereo_df2T_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_biquad_cascade_stereo_df2T_instance_f32::pCoeffs
    
+
    
+
    points to the array of coefficients. The array is of length 5*numStages. 
    
+
+
    Referenced by arm_biquad_cascade_stereo_df2T_f32(), and arm_biquad_cascade_stereo_df2T_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_biquad_cascade_stereo_df2T_instance_f32::pState
    
+
    
+
    points to the array of state coefficients. The array is of length 4*numStages. 
    
+
+
    Referenced by arm_biquad_cascade_stereo_df2T_f32(), and arm_biquad_cascade_stereo_df2T_init_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__biquad__cascade__stereo__df2T__instance__f32.js b/docs/DSP/html/structarm__biquad__cascade__stereo__df2T__instance__f32.js
new file mode 100644
index 0000000..fa1948a
--- /dev/null
+++ b/docs/DSP/html/structarm__biquad__cascade__stereo__df2T__instance__f32.js
@@ -0,0 +1,6 @@
+var structarm__biquad__cascade__stereo__df2T__instance__f32 =
+[
+    [ "numStages", "structarm__biquad__cascade__stereo__df2T__instance__f32.html#a5655328252da5c2c2425ceed253bc4f1", null ],
+    [ "pCoeffs", "structarm__biquad__cascade__stereo__df2T__instance__f32.html#a58b15644de62a632c5e9d4a563569dc6", null ],
+    [ "pState", "structarm__biquad__cascade__stereo__df2T__instance__f32.html#a2cb00048bb1fe957a03c1ff56dfaf8f0", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__biquad__casd__df1__inst__f32.html b/docs/DSP/html/structarm__biquad__casd__df1__inst__f32.html
new file mode 100644
index 0000000..4e60301
--- /dev/null
+++ b/docs/DSP/html/structarm__biquad__casd__df1__inst__f32.html
@@ -0,0 +1,196 @@
+
+
+
+
+
+arm_biquad_casd_df1_inst_f32 Struct Reference
+CMSIS-DSP: arm_biquad_casd_df1_inst_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_biquad_casd_df1_inst_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point Biquad cascade filter.  
+
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint32_t numStages
     
    float32_t * pState
     
    float32_t * pCoeffs
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint32_t arm_biquad_casd_df1_inst_f32::numStages
    
+
    
+
    number of 2nd order stages in the filter. Overall order is 2*numStages. 
    
+
+
    Referenced by arm_biquad_cascade_df1_f32(), and arm_biquad_cascade_df1_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_biquad_casd_df1_inst_f32::pCoeffs
    
+
    
+
    Points to the array of coefficients. The array is of length 5*numStages. 
    
+
+
    Referenced by arm_biquad_cascade_df1_f32(), and arm_biquad_cascade_df1_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_biquad_casd_df1_inst_f32::pState
    
+
    
+
    Points to the array of state coefficients. The array is of length 4*numStages. 
    
+
+
    Referenced by arm_biquad_cascade_df1_f32(), and arm_biquad_cascade_df1_init_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__biquad__casd__df1__inst__f32.js b/docs/DSP/html/structarm__biquad__casd__df1__inst__f32.js
new file mode 100644
index 0000000..47b84ce
--- /dev/null
+++ b/docs/DSP/html/structarm__biquad__casd__df1__inst__f32.js
@@ -0,0 +1,6 @@
+var structarm__biquad__casd__df1__inst__f32 =
+[
+    [ "numStages", "structarm__biquad__casd__df1__inst__f32.html#af69820c37a87252c46453e4cfe120585", null ],
+    [ "pCoeffs", "structarm__biquad__casd__df1__inst__f32.html#af9df3820576fb921809d1462c9c6d16c", null ],
+    [ "pState", "structarm__biquad__casd__df1__inst__f32.html#a8c245d79e0d8cfabc82409d4b54fb682", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__biquad__casd__df1__inst__q15.html b/docs/DSP/html/structarm__biquad__casd__df1__inst__q15.html
new file mode 100644
index 0000000..d83f285
--- /dev/null
+++ b/docs/DSP/html/structarm__biquad__casd__df1__inst__q15.html
@@ -0,0 +1,213 @@
+
+
+
+
+
+arm_biquad_casd_df1_inst_q15 Struct Reference
+CMSIS-DSP: arm_biquad_casd_df1_inst_q15 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_biquad_casd_df1_inst_q15 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q15 Biquad cascade filter.  
+
    
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    int8_t numStages
     
    q15_t * pState
     
    q15_t * pCoeffs
     
    int8_t postShift
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    int8_t arm_biquad_casd_df1_inst_q15::numStages
    
+
    
+
    number of 2nd order stages in the filter. Overall order is 2*numStages. 
    
+
+
    Referenced by arm_biquad_cascade_df1_fast_q15(), arm_biquad_cascade_df1_init_q15(), and arm_biquad_cascade_df1_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_biquad_casd_df1_inst_q15::pCoeffs
    
+
    
+
    Points to the array of coefficients. The array is of length 5*numStages. 
    
+
+
    Referenced by arm_biquad_cascade_df1_fast_q15(), arm_biquad_cascade_df1_init_q15(), and arm_biquad_cascade_df1_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    int8_t arm_biquad_casd_df1_inst_q15::postShift
    
+
    
+
    Additional shift, in bits, applied to each output sample. 
    
+
+
    Referenced by arm_biquad_cascade_df1_fast_q15(), arm_biquad_cascade_df1_init_q15(), and arm_biquad_cascade_df1_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_biquad_casd_df1_inst_q15::pState
    
+
    
+
    Points to the array of state coefficients. The array is of length 4*numStages. 
    
+
+
    Referenced by arm_biquad_cascade_df1_fast_q15(), arm_biquad_cascade_df1_init_q15(), and arm_biquad_cascade_df1_q15().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__biquad__casd__df1__inst__q15.js b/docs/DSP/html/structarm__biquad__casd__df1__inst__q15.js
new file mode 100644
index 0000000..2ca2a56
--- /dev/null
+++ b/docs/DSP/html/structarm__biquad__casd__df1__inst__q15.js
@@ -0,0 +1,7 @@
+var structarm__biquad__casd__df1__inst__q15 =
+[
+    [ "numStages", "structarm__biquad__casd__df1__inst__q15.html#ad6d95e70abcf4ff1300181415ad92153", null ],
+    [ "pCoeffs", "structarm__biquad__casd__df1__inst__q15.html#a1edaacdebb5b09d7635bf20c779855fc", null ],
+    [ "postShift", "structarm__biquad__casd__df1__inst__q15.html#ada7e9d6269e6ed4eacf8f68729e9832d", null ],
+    [ "pState", "structarm__biquad__casd__df1__inst__q15.html#a5481104ef2f8f81360b80b47d69ae932", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__biquad__casd__df1__inst__q31.html b/docs/DSP/html/structarm__biquad__casd__df1__inst__q31.html
new file mode 100644
index 0000000..baef100
--- /dev/null
+++ b/docs/DSP/html/structarm__biquad__casd__df1__inst__q31.html
@@ -0,0 +1,215 @@
+
+
+
+
+
+arm_biquad_casd_df1_inst_q31 Struct Reference
+CMSIS-DSP: arm_biquad_casd_df1_inst_q31 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_biquad_casd_df1_inst_q31 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q31 Biquad cascade filter.  
+ More...
    
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint32_t numStages
     
    q31_t * pState
     
    q31_t * pCoeffs
     
    uint8_t postShift
     
    
+
    Description
    
+
    Examples: 
    arm_graphic_equalizer_example_q31.c.
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint32_t arm_biquad_casd_df1_inst_q31::numStages
    
+
    
+
    number of 2nd order stages in the filter. Overall order is 2*numStages. 
    
+
+
    Referenced by arm_biquad_cascade_df1_fast_q31(), arm_biquad_cascade_df1_init_q31(), and arm_biquad_cascade_df1_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_biquad_casd_df1_inst_q31::pCoeffs
    
+
    
+
    Points to the array of coefficients. The array is of length 5*numStages. 
    
+
+
    Referenced by arm_biquad_cascade_df1_fast_q31(), arm_biquad_cascade_df1_init_q31(), and arm_biquad_cascade_df1_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_biquad_casd_df1_inst_q31::postShift
    
+
    
+
    Additional shift, in bits, applied to each output sample. 
    
+
+
    Referenced by arm_biquad_cascade_df1_fast_q31(), arm_biquad_cascade_df1_init_q31(), and arm_biquad_cascade_df1_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_biquad_casd_df1_inst_q31::pState
    
+
    
+
    Points to the array of state coefficients. The array is of length 4*numStages. 
    
+
+
    Referenced by arm_biquad_cascade_df1_fast_q31(), arm_biquad_cascade_df1_init_q31(), and arm_biquad_cascade_df1_q31().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__biquad__casd__df1__inst__q31.js b/docs/DSP/html/structarm__biquad__casd__df1__inst__q31.js
new file mode 100644
index 0000000..0a072f1
--- /dev/null
+++ b/docs/DSP/html/structarm__biquad__casd__df1__inst__q31.js
@@ -0,0 +1,7 @@
+var structarm__biquad__casd__df1__inst__q31 =
+[
+    [ "numStages", "structarm__biquad__casd__df1__inst__q31.html#a2c2b579f1df1d8273a5d9d945c27e1b2", null ],
+    [ "pCoeffs", "structarm__biquad__casd__df1__inst__q31.html#aa62366c632f3b5305086f841f079dbd2", null ],
+    [ "postShift", "structarm__biquad__casd__df1__inst__q31.html#a636c7fbe09ec4bef0bc0a4b4e2151cbe", null ],
+    [ "pState", "structarm__biquad__casd__df1__inst__q31.html#a5dcf4727f58eb4e8e8b392508d8657bb", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__cfft__instance__f32.html b/docs/DSP/html/structarm__cfft__instance__f32.html
new file mode 100644
index 0000000..4d7a7cd
--- /dev/null
+++ b/docs/DSP/html/structarm__cfft__instance__f32.html
@@ -0,0 +1,213 @@
+
+
+
+
+
+arm_cfft_instance_f32 Struct Reference
+CMSIS-DSP: arm_cfft_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_cfft_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point CFFT/CIFFT function.  
+
    
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t fftLen
     
    const float32_t * pTwiddle
     
    const uint16_t * pBitRevTable
     
    uint16_t bitRevLength
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_instance_f32::bitRevLength
    
+
    
+
    bit reversal table length. 
    
+
+
    Referenced by arm_cfft_f32(), and arm_rfft_fast_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_instance_f32::fftLen
    
+
    
+
    length of the FFT. 
    
+
+
    Referenced by arm_cfft_f32(), arm_cfft_radix8by2_f32(), arm_cfft_radix8by4_f32(), arm_rfft_fast_f32(), and arm_rfft_fast_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    const uint16_t* arm_cfft_instance_f32::pBitRevTable
    
+
    
+
    points to the bit reversal table. 
    
+
+
    Referenced by arm_cfft_f32(), and arm_rfft_fast_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    const float32_t* arm_cfft_instance_f32::pTwiddle
    
+
    
+
    points to the Twiddle factor table. 
    
+
+
    Referenced by arm_cfft_f32(), arm_cfft_radix8by2_f32(), arm_cfft_radix8by4_f32(), and arm_rfft_fast_init_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__cfft__instance__f32.js b/docs/DSP/html/structarm__cfft__instance__f32.js
new file mode 100644
index 0000000..1f2e999
--- /dev/null
+++ b/docs/DSP/html/structarm__cfft__instance__f32.js
@@ -0,0 +1,7 @@
+var structarm__cfft__instance__f32 =
+[
+    [ "bitRevLength", "structarm__cfft__instance__f32.html#a3ba329ed153d182746376208e773d648", null ],
+    [ "fftLen", "structarm__cfft__instance__f32.html#acd8f9e9540e3dd348212726e5d6aaa95", null ],
+    [ "pBitRevTable", "structarm__cfft__instance__f32.html#a21ceaf59a1bb8440af57c28d2dd9bbab", null ],
+    [ "pTwiddle", "structarm__cfft__instance__f32.html#a59cc6f753f1498716e1444ac054c06de", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__cfft__instance__q15.html b/docs/DSP/html/structarm__cfft__instance__q15.html
new file mode 100644
index 0000000..45f81c6
--- /dev/null
+++ b/docs/DSP/html/structarm__cfft__instance__q15.html
@@ -0,0 +1,213 @@
+
+
+
+
+
+arm_cfft_instance_q15 Struct Reference
+CMSIS-DSP: arm_cfft_instance_q15 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_cfft_instance_q15 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the fixed-point CFFT/CIFFT function.  
+
    
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t fftLen
     
    const q15_t * pTwiddle
     
    const uint16_t * pBitRevTable
     
    uint16_t bitRevLength
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_instance_q15::bitRevLength
    
+
    
+
    bit reversal table length. 
    
+
+
    Referenced by arm_cfft_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_instance_q15::fftLen
    
+
    
+
    length of the FFT. 
    
+
+
    Referenced by arm_cfft_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    const uint16_t* arm_cfft_instance_q15::pBitRevTable
    
+
    
+
    points to the bit reversal table. 
    
+
+
    Referenced by arm_cfft_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    const q15_t* arm_cfft_instance_q15::pTwiddle
    
+
    
+
    points to the Twiddle factor table. 
    
+
+
    Referenced by arm_cfft_q15().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__cfft__instance__q15.js b/docs/DSP/html/structarm__cfft__instance__q15.js
new file mode 100644
index 0000000..ab4f5c8
--- /dev/null
+++ b/docs/DSP/html/structarm__cfft__instance__q15.js
@@ -0,0 +1,7 @@
+var structarm__cfft__instance__q15 =
+[
+    [ "bitRevLength", "structarm__cfft__instance__q15.html#a738907cf34bdbbaf724414ac2decbc3c", null ],
+    [ "fftLen", "structarm__cfft__instance__q15.html#a5f9e1d3a8c127ee323b5e6929aeb90df", null ],
+    [ "pBitRevTable", "structarm__cfft__instance__q15.html#ac9160b80243b99a0b6e2f75ddb5cf0ae", null ],
+    [ "pTwiddle", "structarm__cfft__instance__q15.html#afdaf12ce4687cec021c5ae73d0987a3f", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__cfft__instance__q31.html b/docs/DSP/html/structarm__cfft__instance__q31.html
new file mode 100644
index 0000000..ced1f52
--- /dev/null
+++ b/docs/DSP/html/structarm__cfft__instance__q31.html
@@ -0,0 +1,213 @@
+
+
+
+
+
+arm_cfft_instance_q31 Struct Reference
+CMSIS-DSP: arm_cfft_instance_q31 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_cfft_instance_q31 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the fixed-point CFFT/CIFFT function.  
+
    
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t fftLen
     
    const q31_t * pTwiddle
     
    const uint16_t * pBitRevTable
     
    uint16_t bitRevLength
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_instance_q31::bitRevLength
    
+
    
+
    bit reversal table length. 
    
+
+
    Referenced by arm_cfft_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_instance_q31::fftLen
    
+
    
+
    length of the FFT. 
    
+
+
    Referenced by arm_cfft_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    const uint16_t* arm_cfft_instance_q31::pBitRevTable
    
+
    
+
    points to the bit reversal table. 
    
+
+
    Referenced by arm_cfft_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    const q31_t* arm_cfft_instance_q31::pTwiddle
    
+
    
+
    points to the Twiddle factor table. 
    
+
+
    Referenced by arm_cfft_q31().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__cfft__instance__q31.js b/docs/DSP/html/structarm__cfft__instance__q31.js
new file mode 100644
index 0000000..5082247
--- /dev/null
+++ b/docs/DSP/html/structarm__cfft__instance__q31.js
@@ -0,0 +1,7 @@
+var structarm__cfft__instance__q31 =
+[
+    [ "bitRevLength", "structarm__cfft__instance__q31.html#a2250fa6b8fe73292c5418c50c0549f87", null ],
+    [ "fftLen", "structarm__cfft__instance__q31.html#a4406f23e8fd0bff8d555225612e2a2a8", null ],
+    [ "pBitRevTable", "structarm__cfft__instance__q31.html#a8a464461649f023325ced1e10470f5d0", null ],
+    [ "pTwiddle", "structarm__cfft__instance__q31.html#af751114feb91de3ace8600e91bdd0872", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__cfft__radix2__instance__f32.html b/docs/DSP/html/structarm__cfft__radix2__instance__f32.html
new file mode 100644
index 0000000..37110a1
--- /dev/null
+++ b/docs/DSP/html/structarm__cfft__radix2__instance__f32.html
@@ -0,0 +1,281 @@
+
+
+
+
+
+arm_cfft_radix2_instance_f32 Struct Reference
+CMSIS-DSP: arm_cfft_radix2_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_cfft_radix2_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point CFFT/CIFFT function.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t fftLen
     
    uint8_t ifftFlag
     
    uint8_t bitReverseFlag
     
    float32_t * pTwiddle
     
    uint16_t * pBitRevTable
     
    uint16_t twidCoefModifier
     
    uint16_t bitRevFactor
     
    float32_t onebyfftLen
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_cfft_radix2_instance_f32::bitReverseFlag
    
+
    
+
    flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. 
    
+
+
    Referenced by arm_cfft_radix2_f32(), and arm_cfft_radix2_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_radix2_instance_f32::bitRevFactor
    
+
    
+
    bit reversal modifier that supports different size FFTs with the same bit reversal table. 
    
+
+
    Referenced by arm_cfft_radix2_f32(), and arm_cfft_radix2_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_radix2_instance_f32::fftLen
    
+
    
+
    length of the FFT. 
    
+
+
    Referenced by arm_cfft_radix2_f32(), and arm_cfft_radix2_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_cfft_radix2_instance_f32::ifftFlag
    
+
    
+
    flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. 
    
+
+
    Referenced by arm_cfft_radix2_f32(), and arm_cfft_radix2_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t arm_cfft_radix2_instance_f32::onebyfftLen
    
+
    
+
    value of 1/fftLen. 
    
+
+
    Referenced by arm_cfft_radix2_f32(), and arm_cfft_radix2_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t* arm_cfft_radix2_instance_f32::pBitRevTable
    
+
    
+
    points to the bit reversal table. 
    
+
+
    Referenced by arm_cfft_radix2_f32(), and arm_cfft_radix2_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_cfft_radix2_instance_f32::pTwiddle
    
+
    
+
    points to the Twiddle factor table. 
    
+
+
    Referenced by arm_cfft_radix2_f32(), and arm_cfft_radix2_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_radix2_instance_f32::twidCoefModifier
    
+
    
+
    twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. 
    
+
+
    Referenced by arm_cfft_radix2_f32(), and arm_cfft_radix2_init_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__cfft__radix2__instance__f32.js b/docs/DSP/html/structarm__cfft__radix2__instance__f32.js
new file mode 100644
index 0000000..88a5ed4
--- /dev/null
+++ b/docs/DSP/html/structarm__cfft__radix2__instance__f32.js
@@ -0,0 +1,11 @@
+var structarm__cfft__radix2__instance__f32 =
+[
+    [ "bitReverseFlag", "structarm__cfft__radix2__instance__f32.html#af713b4ac5256a19bc965c89fe3005fa3", null ],
+    [ "bitRevFactor", "structarm__cfft__radix2__instance__f32.html#ac1688dafa5177f6b1505abbfd0cf8b21", null ],
+    [ "fftLen", "structarm__cfft__radix2__instance__f32.html#a2f915a1c29635c1623086aaaa726be8f", null ],
+    [ "ifftFlag", "structarm__cfft__radix2__instance__f32.html#a8dbe98d2c924e35e0a3fed2fe948176f", null ],
+    [ "onebyfftLen", "structarm__cfft__radix2__instance__f32.html#a1d3d289d47443e597d88a40effd14b8f", null ],
+    [ "pBitRevTable", "structarm__cfft__radix2__instance__f32.html#a92b8fa0a151cd800436094903a5ca0a4", null ],
+    [ "pTwiddle", "structarm__cfft__radix2__instance__f32.html#adb0c9d47dbfbd90a6f6ed0a05313a974", null ],
+    [ "twidCoefModifier", "structarm__cfft__radix2__instance__f32.html#a411f75b6ed01690293f4f5988030ea42", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__cfft__radix2__instance__q15.html b/docs/DSP/html/structarm__cfft__radix2__instance__q15.html
new file mode 100644
index 0000000..68daa4b
--- /dev/null
+++ b/docs/DSP/html/structarm__cfft__radix2__instance__q15.html
@@ -0,0 +1,264 @@
+
+
+
+
+
+arm_cfft_radix2_instance_q15 Struct Reference
+CMSIS-DSP: arm_cfft_radix2_instance_q15 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_cfft_radix2_instance_q15 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q15 CFFT/CIFFT function.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t fftLen
     
    uint8_t ifftFlag
     
    uint8_t bitReverseFlag
     
    q15_t * pTwiddle
     
    uint16_t * pBitRevTable
     
    uint16_t twidCoefModifier
     
    uint16_t bitRevFactor
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_cfft_radix2_instance_q15::bitReverseFlag
    
+
    
+
    flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. 
    
+
+
    Referenced by arm_cfft_radix2_init_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_radix2_instance_q15::bitRevFactor
    
+
    
+
    bit reversal modifier that supports different size FFTs with the same bit reversal table. 
    
+
+
    Referenced by arm_cfft_radix2_init_q15(), and arm_cfft_radix2_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_radix2_instance_q15::fftLen
    
+
    
+
    length of the FFT. 
    
+
+
    Referenced by arm_cfft_radix2_init_q15(), and arm_cfft_radix2_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_cfft_radix2_instance_q15::ifftFlag
    
+
    
+
    flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. 
    
+
+
    Referenced by arm_cfft_radix2_init_q15(), and arm_cfft_radix2_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t* arm_cfft_radix2_instance_q15::pBitRevTable
    
+
    
+
    points to the bit reversal table. 
    
+
+
    Referenced by arm_cfft_radix2_init_q15(), and arm_cfft_radix2_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_cfft_radix2_instance_q15::pTwiddle
    
+
    
+
    points to the Sin twiddle factor table. 
    
+
+
    Referenced by arm_cfft_radix2_init_q15(), and arm_cfft_radix2_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_radix2_instance_q15::twidCoefModifier
    
+
    
+
    twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. 
    
+
+
    Referenced by arm_cfft_radix2_init_q15(), and arm_cfft_radix2_q15().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__cfft__radix2__instance__q15.js b/docs/DSP/html/structarm__cfft__radix2__instance__q15.js
new file mode 100644
index 0000000..d0cbb41
--- /dev/null
+++ b/docs/DSP/html/structarm__cfft__radix2__instance__q15.js
@@ -0,0 +1,10 @@
+var structarm__cfft__radix2__instance__q15 =
+[
+    [ "bitReverseFlag", "structarm__cfft__radix2__instance__q15.html#af8300c1f60caa21e6b44b9240ab5af19", null ],
+    [ "bitRevFactor", "structarm__cfft__radix2__instance__q15.html#a8722720c542cabd41df83fe88ef4f4cb", null ],
+    [ "fftLen", "structarm__cfft__radix2__instance__q15.html#a874085647351dcf3f0de39d2b1d49744", null ],
+    [ "ifftFlag", "structarm__cfft__radix2__instance__q15.html#ab5c073286bdd2f6e2bf783ced36bf1de", null ],
+    [ "pBitRevTable", "structarm__cfft__radix2__instance__q15.html#ab88afeff6493be3c8b5e4530efa82d51", null ],
+    [ "pTwiddle", "structarm__cfft__radix2__instance__q15.html#a3809dd15e7cbf1a054c728cfbbb0cc5a", null ],
+    [ "twidCoefModifier", "structarm__cfft__radix2__instance__q15.html#a6f2ab87fb4c568656e1f92f687b5c850", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__cfft__radix2__instance__q31.html b/docs/DSP/html/structarm__cfft__radix2__instance__q31.html
new file mode 100644
index 0000000..fc1fd42
--- /dev/null
+++ b/docs/DSP/html/structarm__cfft__radix2__instance__q31.html
@@ -0,0 +1,264 @@
+
+
+
+
+
+arm_cfft_radix2_instance_q31 Struct Reference
+CMSIS-DSP: arm_cfft_radix2_instance_q31 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_cfft_radix2_instance_q31 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Radix-2 Q31 CFFT/CIFFT function.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t fftLen
     
    uint8_t ifftFlag
     
    uint8_t bitReverseFlag
     
    q31_t * pTwiddle
     
    uint16_t * pBitRevTable
     
    uint16_t twidCoefModifier
     
    uint16_t bitRevFactor
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_cfft_radix2_instance_q31::bitReverseFlag
    
+
    
+
    flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. 
    
+
+
    Referenced by arm_cfft_radix2_init_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_radix2_instance_q31::bitRevFactor
    
+
    
+
    bit reversal modifier that supports different size FFTs with the same bit reversal table. 
    
+
+
    Referenced by arm_cfft_radix2_init_q31(), and arm_cfft_radix2_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_radix2_instance_q31::fftLen
    
+
    
+
    length of the FFT. 
    
+
+
    Referenced by arm_cfft_radix2_init_q31(), and arm_cfft_radix2_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_cfft_radix2_instance_q31::ifftFlag
    
+
    
+
    flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. 
    
+
+
    Referenced by arm_cfft_radix2_init_q31(), and arm_cfft_radix2_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t* arm_cfft_radix2_instance_q31::pBitRevTable
    
+
    
+
    points to the bit reversal table. 
    
+
+
    Referenced by arm_cfft_radix2_init_q31(), and arm_cfft_radix2_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_cfft_radix2_instance_q31::pTwiddle
    
+
    
+
    points to the Twiddle factor table. 
    
+
+
    Referenced by arm_cfft_radix2_init_q31(), and arm_cfft_radix2_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_radix2_instance_q31::twidCoefModifier
    
+
    
+
    twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. 
    
+
+
    Referenced by arm_cfft_radix2_init_q31(), and arm_cfft_radix2_q31().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__cfft__radix2__instance__q31.js b/docs/DSP/html/structarm__cfft__radix2__instance__q31.js
new file mode 100644
index 0000000..eb1e9a8
--- /dev/null
+++ b/docs/DSP/html/structarm__cfft__radix2__instance__q31.js
@@ -0,0 +1,10 @@
+var structarm__cfft__radix2__instance__q31 =
+[
+    [ "bitReverseFlag", "structarm__cfft__radix2__instance__q31.html#a6239b8d268285334e88c008c07d68616", null ],
+    [ "bitRevFactor", "structarm__cfft__radix2__instance__q31.html#a9d17a87263953fe3559a007512c9f3a4", null ],
+    [ "fftLen", "structarm__cfft__radix2__instance__q31.html#a960199f1373a192366878ef279eab00f", null ],
+    [ "ifftFlag", "structarm__cfft__radix2__instance__q31.html#a2607378ce64be16698bb8a3b1af8d3c8", null ],
+    [ "pBitRevTable", "structarm__cfft__radix2__instance__q31.html#ada8e5264f4b22ff4c621817978994674", null ],
+    [ "pTwiddle", "structarm__cfft__radix2__instance__q31.html#a1d5bbe9a991e133f81652a77a7985d23", null ],
+    [ "twidCoefModifier", "structarm__cfft__radix2__instance__q31.html#ae63ca9193322cd477970c1d2086407d1", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__cfft__radix4__instance__f32.html b/docs/DSP/html/structarm__cfft__radix4__instance__f32.html
new file mode 100644
index 0000000..6f6cd6a
--- /dev/null
+++ b/docs/DSP/html/structarm__cfft__radix4__instance__f32.html
@@ -0,0 +1,283 @@
+
+
+
+
+
+arm_cfft_radix4_instance_f32 Struct Reference
+CMSIS-DSP: arm_cfft_radix4_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_cfft_radix4_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point CFFT/CIFFT function.  
+ More...
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t fftLen
     
    uint8_t ifftFlag
     
    uint8_t bitReverseFlag
     
    float32_t * pTwiddle
     
    uint16_t * pBitRevTable
     
    uint16_t twidCoefModifier
     
    uint16_t bitRevFactor
     
    float32_t onebyfftLen
     
    
+
    Description
    
+
    Examples: 
    arm_convolution_example_f32.c.
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_cfft_radix4_instance_f32::bitReverseFlag
    
+
    
+
    flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. 
    
+
+
    Referenced by arm_cfft_radix4_f32(), and arm_cfft_radix4_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_radix4_instance_f32::bitRevFactor
    
+
    
+
    bit reversal modifier that supports different size FFTs with the same bit reversal table. 
    
+
+
    Referenced by arm_cfft_radix4_f32(), arm_cfft_radix4_init_f32(), and arm_rfft_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_radix4_instance_f32::fftLen
    
+
    
+
    length of the FFT. 
    
+
+
    Referenced by arm_cfft_radix4_f32(), arm_cfft_radix4_init_f32(), and arm_rfft_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_cfft_radix4_instance_f32::ifftFlag
    
+
    
+
    flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. 
    
+
+
    Referenced by arm_cfft_radix4_f32(), and arm_cfft_radix4_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t arm_cfft_radix4_instance_f32::onebyfftLen
    
+
    
+
    value of 1/fftLen. 
    
+
+
    Referenced by arm_cfft_radix4_f32(), arm_cfft_radix4_init_f32(), and arm_rfft_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t* arm_cfft_radix4_instance_f32::pBitRevTable
    
+
    
+
    points to the bit reversal table. 
    
+
+
    Referenced by arm_cfft_radix4_f32(), arm_cfft_radix4_init_f32(), and arm_rfft_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_cfft_radix4_instance_f32::pTwiddle
    
+
    
+
    points to the Twiddle factor table. 
    
+
+
    Referenced by arm_cfft_radix4_f32(), arm_cfft_radix4_init_f32(), and arm_rfft_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_radix4_instance_f32::twidCoefModifier
    
+
    
+
    twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. 
    
+
+
    Referenced by arm_cfft_radix4_f32(), arm_cfft_radix4_init_f32(), and arm_rfft_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__cfft__radix4__instance__f32.js b/docs/DSP/html/structarm__cfft__radix4__instance__f32.js
new file mode 100644
index 0000000..e51ec9c
--- /dev/null
+++ b/docs/DSP/html/structarm__cfft__radix4__instance__f32.js
@@ -0,0 +1,11 @@
+var structarm__cfft__radix4__instance__f32 =
+[
+    [ "bitReverseFlag", "structarm__cfft__radix4__instance__f32.html#ac10927a1620195a88649ce63dab66120", null ],
+    [ "bitRevFactor", "structarm__cfft__radix4__instance__f32.html#acc8cb18a8b901b8321ab9d86491e41a3", null ],
+    [ "fftLen", "structarm__cfft__radix4__instance__f32.html#a7e6a6d290ce158ce9a15a45e364b021a", null ],
+    [ "ifftFlag", "structarm__cfft__radix4__instance__f32.html#a25d1da64dd6487c291f04d226f9acc66", null ],
+    [ "onebyfftLen", "structarm__cfft__radix4__instance__f32.html#ab9eed39e40b8d7c16381fbccf84467cd", null ],
+    [ "pBitRevTable", "structarm__cfft__radix4__instance__f32.html#a8da0d2ca69749fde8cbb95caeac6fe6a", null ],
+    [ "pTwiddle", "structarm__cfft__radix4__instance__f32.html#a14860c7544911702ca1fa0bf78204ef3", null ],
+    [ "twidCoefModifier", "structarm__cfft__radix4__instance__f32.html#abe31ea2157dfa233e389cdfd3b9993ee", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__cfft__radix4__instance__q15.html b/docs/DSP/html/structarm__cfft__radix4__instance__q15.html
new file mode 100644
index 0000000..f4999c5
--- /dev/null
+++ b/docs/DSP/html/structarm__cfft__radix4__instance__q15.html
@@ -0,0 +1,264 @@
+
+
+
+
+
+arm_cfft_radix4_instance_q15 Struct Reference
+CMSIS-DSP: arm_cfft_radix4_instance_q15 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_cfft_radix4_instance_q15 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q15 CFFT/CIFFT function.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t fftLen
     
    uint8_t ifftFlag
     
    uint8_t bitReverseFlag
     
    q15_t * pTwiddle
     
    uint16_t * pBitRevTable
     
    uint16_t twidCoefModifier
     
    uint16_t bitRevFactor
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_cfft_radix4_instance_q15::bitReverseFlag
    
+
    
+
    flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. 
    
+
+
    Referenced by arm_cfft_radix4_init_q15(), and arm_cfft_radix4_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_radix4_instance_q15::bitRevFactor
    
+
    
+
    bit reversal modifier that supports different size FFTs with the same bit reversal table. 
    
+
+
    Referenced by arm_cfft_radix4_init_q15(), and arm_cfft_radix4_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_radix4_instance_q15::fftLen
    
+
    
+
    length of the FFT. 
    
+
+
    Referenced by arm_cfft_radix4_init_q15(), and arm_cfft_radix4_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_cfft_radix4_instance_q15::ifftFlag
    
+
    
+
    flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. 
    
+
+
    Referenced by arm_cfft_radix4_init_q15(), and arm_cfft_radix4_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t* arm_cfft_radix4_instance_q15::pBitRevTable
    
+
    
+
    points to the bit reversal table. 
    
+
+
    Referenced by arm_cfft_radix4_init_q15(), and arm_cfft_radix4_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_cfft_radix4_instance_q15::pTwiddle
    
+
    
+
    points to the twiddle factor table. 
    
+
+
    Referenced by arm_cfft_radix4_init_q15(), and arm_cfft_radix4_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_radix4_instance_q15::twidCoefModifier
    
+
    
+
    twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. 
    
+
+
    Referenced by arm_cfft_radix4_init_q15(), and arm_cfft_radix4_q15().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__cfft__radix4__instance__q15.js b/docs/DSP/html/structarm__cfft__radix4__instance__q15.js
new file mode 100644
index 0000000..fbb00ca
--- /dev/null
+++ b/docs/DSP/html/structarm__cfft__radix4__instance__q15.js
@@ -0,0 +1,10 @@
+var structarm__cfft__radix4__instance__q15 =
+[
+    [ "bitReverseFlag", "structarm__cfft__radix4__instance__q15.html#a101e3f7b0bd6b5b14cd5214f23df4133", null ],
+    [ "bitRevFactor", "structarm__cfft__radix4__instance__q15.html#a6b010e5f02d1130c621e3d2e26b95df1", null ],
+    [ "fftLen", "structarm__cfft__radix4__instance__q15.html#a5fc543e7d84ca8cb7cf6648970f21ca6", null ],
+    [ "ifftFlag", "structarm__cfft__radix4__instance__q15.html#a2ecff6ea735cb4d22e922d0fd5736655", null ],
+    [ "pBitRevTable", "structarm__cfft__radix4__instance__q15.html#a4acf704ae0cf30b53bf0fbfae8e34a59", null ],
+    [ "pTwiddle", "structarm__cfft__radix4__instance__q15.html#a29dd693537e45421a36891f8439e1fba", null ],
+    [ "twidCoefModifier", "structarm__cfft__radix4__instance__q15.html#af32fdc78bcc27ca385f9b76a0a1f71c3", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__cfft__radix4__instance__q31.html b/docs/DSP/html/structarm__cfft__radix4__instance__q31.html
new file mode 100644
index 0000000..67e8851
--- /dev/null
+++ b/docs/DSP/html/structarm__cfft__radix4__instance__q31.html
@@ -0,0 +1,264 @@
+
+
+
+
+
+arm_cfft_radix4_instance_q31 Struct Reference
+CMSIS-DSP: arm_cfft_radix4_instance_q31 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_cfft_radix4_instance_q31 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q31 CFFT/CIFFT function.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t fftLen
     
    uint8_t ifftFlag
     
    uint8_t bitReverseFlag
     
    q31_t * pTwiddle
     
    uint16_t * pBitRevTable
     
    uint16_t twidCoefModifier
     
    uint16_t bitRevFactor
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_cfft_radix4_instance_q31::bitReverseFlag
    
+
    
+
    flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. 
    
+
+
    Referenced by arm_cfft_radix4_init_q31(), and arm_cfft_radix4_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_radix4_instance_q31::bitRevFactor
    
+
    
+
    bit reversal modifier that supports different size FFTs with the same bit reversal table. 
    
+
+
    Referenced by arm_cfft_radix4_init_q31(), and arm_cfft_radix4_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_radix4_instance_q31::fftLen
    
+
    
+
    length of the FFT. 
    
+
+
    Referenced by arm_cfft_radix4_init_q31(), and arm_cfft_radix4_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_cfft_radix4_instance_q31::ifftFlag
    
+
    
+
    flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. 
    
+
+
    Referenced by arm_cfft_radix4_init_q31(), and arm_cfft_radix4_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t* arm_cfft_radix4_instance_q31::pBitRevTable
    
+
    
+
    points to the bit reversal table. 
    
+
+
    Referenced by arm_cfft_radix4_init_q31(), and arm_cfft_radix4_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_cfft_radix4_instance_q31::pTwiddle
    
+
    
+
    points to the twiddle factor table. 
    
+
+
    Referenced by arm_cfft_radix4_init_q31(), and arm_cfft_radix4_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_cfft_radix4_instance_q31::twidCoefModifier
    
+
    
+
    twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. 
    
+
+
    Referenced by arm_cfft_radix4_init_q31(), and arm_cfft_radix4_q31().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__cfft__radix4__instance__q31.js b/docs/DSP/html/structarm__cfft__radix4__instance__q31.js
new file mode 100644
index 0000000..227b943
--- /dev/null
+++ b/docs/DSP/html/structarm__cfft__radix4__instance__q31.js
@@ -0,0 +1,10 @@
+var structarm__cfft__radix4__instance__q31 =
+[
+    [ "bitReverseFlag", "structarm__cfft__radix4__instance__q31.html#a5a7c4f4c7b3fb655cbb2bc11ef160a2a", null ],
+    [ "bitRevFactor", "structarm__cfft__radix4__instance__q31.html#a94d2fead4efa4d5eaae142bbe30b0e15", null ],
+    [ "fftLen", "structarm__cfft__radix4__instance__q31.html#ab413d2a5d3f45fa187d93813bf3bf81b", null ],
+    [ "ifftFlag", "structarm__cfft__radix4__instance__q31.html#adc0a62ba669ad2282ecbe43d5d96abab", null ],
+    [ "pBitRevTable", "structarm__cfft__radix4__instance__q31.html#a33a3bc774c97373261699463c05dfe54", null ],
+    [ "pTwiddle", "structarm__cfft__radix4__instance__q31.html#a561c22dee4cbdcfa0fd5f15106ecc306", null ],
+    [ "twidCoefModifier", "structarm__cfft__radix4__instance__q31.html#a8cf8187b8232815cf17ee82bf572ecf9", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__dct4__instance__f32.html b/docs/DSP/html/structarm__dct4__instance__f32.html
new file mode 100644
index 0000000..ce4fa5f
--- /dev/null
+++ b/docs/DSP/html/structarm__dct4__instance__f32.html
@@ -0,0 +1,264 @@
+
+
+
+
+
+arm_dct4_instance_f32 Struct Reference
+CMSIS-DSP: arm_dct4_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_dct4_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point DCT4/IDCT4 function.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t N
     
    uint16_t Nby2
     
    float32_t normalize
     
    float32_t * pTwiddle
     
    float32_t * pCosFactor
     
    arm_rfft_instance_f32 * pRfft
     
    arm_cfft_radix4_instance_f32 * pCfft
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_dct4_instance_f32::N
    
+
    
+
    length of the DCT4. 
    
+
+
    Referenced by arm_dct4_f32(), and arm_dct4_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_dct4_instance_f32::Nby2
    
+
    
+
    half of the length of the DCT4. 
    
+
+
    Referenced by arm_dct4_f32(), and arm_dct4_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t arm_dct4_instance_f32::normalize
    
+
    
+
    normalizing factor. 
    
+
+
    Referenced by arm_dct4_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    arm_cfft_radix4_instance_f32* arm_dct4_instance_f32::pCfft
    
+
    
+
    points to the complex FFT instance. 
    
+
+
    Referenced by arm_dct4_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_dct4_instance_f32::pCosFactor
    
+
    
+
    points to the cosFactor table. 
    
+
+
    Referenced by arm_dct4_f32(), and arm_dct4_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    arm_rfft_instance_f32* arm_dct4_instance_f32::pRfft
    
+
    
+
    points to the real FFT instance. 
    
+
+
    Referenced by arm_dct4_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_dct4_instance_f32::pTwiddle
    
+
    
+
    points to the twiddle factor table. 
    
+
+
    Referenced by arm_dct4_f32(), and arm_dct4_init_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__dct4__instance__f32.js b/docs/DSP/html/structarm__dct4__instance__f32.js
new file mode 100644
index 0000000..2bb4bef
--- /dev/null
+++ b/docs/DSP/html/structarm__dct4__instance__f32.js
@@ -0,0 +1,10 @@
+var structarm__dct4__instance__f32 =
+[
+    [ "N", "structarm__dct4__instance__f32.html#a262b29a51c371b46efc89120e31ccf37", null ],
+    [ "Nby2", "structarm__dct4__instance__f32.html#adb1ef2739ddbe62e5cdadc47455a4147", null ],
+    [ "normalize", "structarm__dct4__instance__f32.html#a61ce8c967b2e998a9c0041cca73cdef8", null ],
+    [ "pCfft", "structarm__dct4__instance__f32.html#a018f7860b6e070af533fb7d76c7cdc32", null ],
+    [ "pCosFactor", "structarm__dct4__instance__f32.html#a6da1187e070801e011ce5e0582efa861", null ],
+    [ "pRfft", "structarm__dct4__instance__f32.html#a978f37fc19add31af243ab5c63ae502f", null ],
+    [ "pTwiddle", "structarm__dct4__instance__f32.html#ad13544aafad268588c62e3eb35ae662c", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__dct4__instance__q15.html b/docs/DSP/html/structarm__dct4__instance__q15.html
new file mode 100644
index 0000000..7ee4df1
--- /dev/null
+++ b/docs/DSP/html/structarm__dct4__instance__q15.html
@@ -0,0 +1,264 @@
+
+
+
+
+
+arm_dct4_instance_q15 Struct Reference
+CMSIS-DSP: arm_dct4_instance_q15 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_dct4_instance_q15 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q15 DCT4/IDCT4 function.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t N
     
    uint16_t Nby2
     
    q15_t normalize
     
    q15_t * pTwiddle
     
    q15_t * pCosFactor
     
    arm_rfft_instance_q15 * pRfft
     
    arm_cfft_radix4_instance_q15 * pCfft
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_dct4_instance_q15::N
    
+
    
+
    length of the DCT4. 
    
+
+
    Referenced by arm_dct4_init_q15(), and arm_dct4_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_dct4_instance_q15::Nby2
    
+
    
+
    half of the length of the DCT4. 
    
+
+
    Referenced by arm_dct4_init_q15(), and arm_dct4_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t arm_dct4_instance_q15::normalize
    
+
    
+
    normalizing factor. 
    
+
+
    Referenced by arm_dct4_init_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    arm_cfft_radix4_instance_q15* arm_dct4_instance_q15::pCfft
    
+
    
+
    points to the complex FFT instance. 
    
+
+
    Referenced by arm_dct4_init_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_dct4_instance_q15::pCosFactor
    
+
    
+
    points to the cosFactor table. 
    
+
+
    Referenced by arm_dct4_init_q15(), and arm_dct4_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    arm_rfft_instance_q15* arm_dct4_instance_q15::pRfft
    
+
    
+
    points to the real FFT instance. 
    
+
+
    Referenced by arm_dct4_init_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_dct4_instance_q15::pTwiddle
    
+
    
+
    points to the twiddle factor table. 
    
+
+
    Referenced by arm_dct4_init_q15(), and arm_dct4_q15().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__dct4__instance__q15.js b/docs/DSP/html/structarm__dct4__instance__q15.js
new file mode 100644
index 0000000..aca660b
--- /dev/null
+++ b/docs/DSP/html/structarm__dct4__instance__q15.js
@@ -0,0 +1,10 @@
+var structarm__dct4__instance__q15 =
+[
+    [ "N", "structarm__dct4__instance__q15.html#a53d24009bb9b2e93d0aa07db7f1a6c25", null ],
+    [ "Nby2", "structarm__dct4__instance__q15.html#af43dcbbc2fc661ffbc525afe3dcbd7da", null ],
+    [ "normalize", "structarm__dct4__instance__q15.html#a197098140d68e89a08f7a249003a0b86", null ],
+    [ "pCfft", "structarm__dct4__instance__q15.html#a7284932ee8c36107c33815eb62eadffc", null ],
+    [ "pCosFactor", "structarm__dct4__instance__q15.html#ac76df681b1bd502fb4874c06f055dded", null ],
+    [ "pRfft", "structarm__dct4__instance__q15.html#a11cf95c1cd9dd2dd5e4b81b8f88dc208", null ],
+    [ "pTwiddle", "structarm__dct4__instance__q15.html#abc6c847e9f906781e1d5da40e9aafa76", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__dct4__instance__q31.html b/docs/DSP/html/structarm__dct4__instance__q31.html
new file mode 100644
index 0000000..520917a
--- /dev/null
+++ b/docs/DSP/html/structarm__dct4__instance__q31.html
@@ -0,0 +1,264 @@
+
+
+
+
+
+arm_dct4_instance_q31 Struct Reference
+CMSIS-DSP: arm_dct4_instance_q31 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_dct4_instance_q31 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q31 DCT4/IDCT4 function.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t N
     
    uint16_t Nby2
     
    q31_t normalize
     
    q31_t * pTwiddle
     
    q31_t * pCosFactor
     
    arm_rfft_instance_q31 * pRfft
     
    arm_cfft_radix4_instance_q31 * pCfft
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_dct4_instance_q31::N
    
+
    
+
    length of the DCT4. 
    
+
+
    Referenced by arm_dct4_init_q31(), and arm_dct4_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_dct4_instance_q31::Nby2
    
+
    
+
    half of the length of the DCT4. 
    
+
+
    Referenced by arm_dct4_init_q31(), and arm_dct4_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t arm_dct4_instance_q31::normalize
    
+
    
+
    normalizing factor. 
    
+
+
    Referenced by arm_dct4_init_q31(), and arm_dct4_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    arm_cfft_radix4_instance_q31* arm_dct4_instance_q31::pCfft
    
+
    
+
    points to the complex FFT instance. 
    
+
+
    Referenced by arm_dct4_init_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_dct4_instance_q31::pCosFactor
    
+
    
+
    points to the cosFactor table. 
    
+
+
    Referenced by arm_dct4_init_q31(), and arm_dct4_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    arm_rfft_instance_q31* arm_dct4_instance_q31::pRfft
    
+
    
+
    points to the real FFT instance. 
    
+
+
    Referenced by arm_dct4_init_q31(), and arm_dct4_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_dct4_instance_q31::pTwiddle
    
+
    
+
    points to the twiddle factor table. 
    
+
+
    Referenced by arm_dct4_init_q31(), and arm_dct4_q31().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__dct4__instance__q31.js b/docs/DSP/html/structarm__dct4__instance__q31.js
new file mode 100644
index 0000000..ad6005a
--- /dev/null
+++ b/docs/DSP/html/structarm__dct4__instance__q31.js
@@ -0,0 +1,10 @@
+var structarm__dct4__instance__q31 =
+[
+    [ "N", "structarm__dct4__instance__q31.html#a46a9f136457350676e2bfd3768ff9d6d", null ],
+    [ "Nby2", "structarm__dct4__instance__q31.html#a32d3268ba4629908dba056599f0a904d", null ],
+    [ "normalize", "structarm__dct4__instance__q31.html#ac80ff7b28fca36aeef74dea12e8312dd", null ],
+    [ "pCfft", "structarm__dct4__instance__q31.html#ac96579cfb28d08bb11dd2fe4c6303833", null ],
+    [ "pCosFactor", "structarm__dct4__instance__q31.html#af97204d1838925621fc82021a0c2d6c1", null ],
+    [ "pRfft", "structarm__dct4__instance__q31.html#af1487dab5e7963b85dc0fdc6bf492542", null ],
+    [ "pTwiddle", "structarm__dct4__instance__q31.html#a7db236e22673146bb1d2c962f0713f08", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__fir__decimate__instance__f32.html b/docs/DSP/html/structarm__fir__decimate__instance__f32.html
new file mode 100644
index 0000000..bae540b
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__decimate__instance__f32.html
@@ -0,0 +1,213 @@
+
+
+
+
+
+arm_fir_decimate_instance_f32 Struct Reference
+CMSIS-DSP: arm_fir_decimate_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_fir_decimate_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point FIR decimator.  
+
    
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint8_t M
     
    uint16_t numTaps
     
    float32_t * pCoeffs
     
    float32_t * pState
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_fir_decimate_instance_f32::M
    
+
    
+
    decimation factor. 
    
+
+
    Referenced by arm_fir_decimate_f32(), and arm_fir_decimate_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_decimate_instance_f32::numTaps
    
+
    
+
    number of coefficients in the filter. 
    
+
+
    Referenced by arm_fir_decimate_f32(), and arm_fir_decimate_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_fir_decimate_instance_f32::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numTaps. 
    
+
+
    Referenced by arm_fir_decimate_f32(), and arm_fir_decimate_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_fir_decimate_instance_f32::pState
    
+
    
+
    points to the state variable array. The array is of length numTaps+blockSize-1. 
    
+
+
    Referenced by arm_fir_decimate_f32(), and arm_fir_decimate_init_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__fir__decimate__instance__f32.js b/docs/DSP/html/structarm__fir__decimate__instance__f32.js
new file mode 100644
index 0000000..65803f7
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__decimate__instance__f32.js
@@ -0,0 +1,7 @@
+var structarm__fir__decimate__instance__f32 =
+[
+    [ "M", "structarm__fir__decimate__instance__f32.html#a76a8b2161731638eb3d67f277919f95d", null ],
+    [ "numTaps", "structarm__fir__decimate__instance__f32.html#a2aa2986129db8affef03ede88dd45a03", null ],
+    [ "pCoeffs", "structarm__fir__decimate__instance__f32.html#a268a8b0e80a3d9764baf33e4bc10dde2", null ],
+    [ "pState", "structarm__fir__decimate__instance__f32.html#a5bddf29aaaf2011d2e3bcec59a83f633", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__fir__decimate__instance__q15.html b/docs/DSP/html/structarm__fir__decimate__instance__q15.html
new file mode 100644
index 0000000..8f52227
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__decimate__instance__q15.html
@@ -0,0 +1,213 @@
+
+
+
+
+
+arm_fir_decimate_instance_q15 Struct Reference
+CMSIS-DSP: arm_fir_decimate_instance_q15 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_fir_decimate_instance_q15 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q15 FIR decimator.  
+
    
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint8_t M
     
    uint16_t numTaps
     
    q15_t * pCoeffs
     
    q15_t * pState
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_fir_decimate_instance_q15::M
    
+
    
+
    decimation factor. 
    
+
+
    Referenced by arm_fir_decimate_fast_q15(), arm_fir_decimate_init_q15(), and arm_fir_decimate_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_decimate_instance_q15::numTaps
    
+
    
+
    number of coefficients in the filter. 
    
+
+
    Referenced by arm_fir_decimate_fast_q15(), arm_fir_decimate_init_q15(), and arm_fir_decimate_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_fir_decimate_instance_q15::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numTaps. 
    
+
+
    Referenced by arm_fir_decimate_fast_q15(), arm_fir_decimate_init_q15(), and arm_fir_decimate_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_fir_decimate_instance_q15::pState
    
+
    
+
    points to the state variable array. The array is of length numTaps+blockSize-1. 
    
+
+
    Referenced by arm_fir_decimate_fast_q15(), arm_fir_decimate_init_q15(), and arm_fir_decimate_q15().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__fir__decimate__instance__q15.js b/docs/DSP/html/structarm__fir__decimate__instance__q15.js
new file mode 100644
index 0000000..6591c22
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__decimate__instance__q15.js
@@ -0,0 +1,7 @@
+var structarm__fir__decimate__instance__q15 =
+[
+    [ "M", "structarm__fir__decimate__instance__q15.html#aad9320284218b3aa378527ea518cf093", null ],
+    [ "numTaps", "structarm__fir__decimate__instance__q15.html#ac1e9844488ec717da334fbd4c4f41990", null ],
+    [ "pCoeffs", "structarm__fir__decimate__instance__q15.html#a01cacab67e73945e8289075598ede14d", null ],
+    [ "pState", "structarm__fir__decimate__instance__q15.html#a3f7b5184bb28853ef401b001df121047", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__fir__decimate__instance__q31.html b/docs/DSP/html/structarm__fir__decimate__instance__q31.html
new file mode 100644
index 0000000..e53231e
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__decimate__instance__q31.html
@@ -0,0 +1,213 @@
+
+
+
+
+
+arm_fir_decimate_instance_q31 Struct Reference
+CMSIS-DSP: arm_fir_decimate_instance_q31 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_fir_decimate_instance_q31 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q31 FIR decimator.  
+
    
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint8_t M
     
    uint16_t numTaps
     
    q31_t * pCoeffs
     
    q31_t * pState
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_fir_decimate_instance_q31::M
    
+
    
+
    decimation factor. 
    
+
+
    Referenced by arm_fir_decimate_fast_q31(), arm_fir_decimate_init_q31(), and arm_fir_decimate_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_decimate_instance_q31::numTaps
    
+
    
+
    number of coefficients in the filter. 
    
+
+
    Referenced by arm_fir_decimate_fast_q31(), arm_fir_decimate_init_q31(), and arm_fir_decimate_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_fir_decimate_instance_q31::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numTaps. 
    
+
+
    Referenced by arm_fir_decimate_fast_q31(), arm_fir_decimate_init_q31(), and arm_fir_decimate_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_fir_decimate_instance_q31::pState
    
+
    
+
    points to the state variable array. The array is of length numTaps+blockSize-1. 
    
+
+
    Referenced by arm_fir_decimate_fast_q31(), arm_fir_decimate_init_q31(), and arm_fir_decimate_q31().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__fir__decimate__instance__q31.js b/docs/DSP/html/structarm__fir__decimate__instance__q31.js
new file mode 100644
index 0000000..b3cd80f
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__decimate__instance__q31.js
@@ -0,0 +1,7 @@
+var structarm__fir__decimate__instance__q31 =
+[
+    [ "M", "structarm__fir__decimate__instance__q31.html#ad3d6936c36303b30dd38f1eddf248ae5", null ],
+    [ "numTaps", "structarm__fir__decimate__instance__q31.html#a37915d42b0dc5e3057ebe83110798482", null ],
+    [ "pCoeffs", "structarm__fir__decimate__instance__q31.html#a030d0391538c2481c5b348fd09a952ff", null ],
+    [ "pState", "structarm__fir__decimate__instance__q31.html#a0ef0ef9e265f7ab873cfc6daa7593fdb", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__fir__instance__f32.html b/docs/DSP/html/structarm__fir__instance__f32.html
new file mode 100644
index 0000000..c078af3
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__instance__f32.html
@@ -0,0 +1,198 @@
+
+
+
+
+
+arm_fir_instance_f32 Struct Reference
+CMSIS-DSP: arm_fir_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_fir_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point FIR filter.  
+ More...
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numTaps
     
    float32_t * pState
     
    float32_t * pCoeffs
     
    
+
    Description
    
+
    Examples: 
    arm_fir_example_f32.c, and arm_signal_converge_example_f32.c.
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_instance_f32::numTaps
    
+
    
+
    number of filter coefficients in the filter. 
    
+
+
    Referenced by arm_fir_f32(), and arm_fir_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_fir_instance_f32::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numTaps. 
    
+
+
    Referenced by arm_fir_f32(), and arm_fir_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_fir_instance_f32::pState
    
+
    
+
    points to the state variable array. The array is of length numTaps+blockSize-1. 
    
+
+
    Referenced by arm_fir_f32(), and arm_fir_init_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__fir__instance__f32.js b/docs/DSP/html/structarm__fir__instance__f32.js
new file mode 100644
index 0000000..d67ad4d
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__instance__f32.js
@@ -0,0 +1,6 @@
+var structarm__fir__instance__f32 =
+[
+    [ "numTaps", "structarm__fir__instance__f32.html#a20cf98c92b5323799b7881c9ff4d2f7c", null ],
+    [ "pCoeffs", "structarm__fir__instance__f32.html#a1c9cfca901d5902afeb640f2831488f4", null ],
+    [ "pState", "structarm__fir__instance__f32.html#a7afcf4022e8560db9b8fd28b0d090a15", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__fir__instance__q15.html b/docs/DSP/html/structarm__fir__instance__q15.html
new file mode 100644
index 0000000..8ca7610
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__instance__q15.html
@@ -0,0 +1,196 @@
+
+
+
+
+
+arm_fir_instance_q15 Struct Reference
+CMSIS-DSP: arm_fir_instance_q15 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_fir_instance_q15 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q15 FIR filter.  
+
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numTaps
     
    q15_t * pState
     
    q15_t * pCoeffs
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_instance_q15::numTaps
    
+
    
+
    number of filter coefficients in the filter. 
    
+
+
    Referenced by arm_fir_fast_q15(), arm_fir_init_q15(), and arm_fir_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_fir_instance_q15::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numTaps. 
    
+
+
    Referenced by arm_fir_fast_q15(), arm_fir_init_q15(), and arm_fir_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_fir_instance_q15::pState
    
+
    
+
    points to the state variable array. The array is of length numTaps+blockSize-1. 
    
+
+
    Referenced by arm_fir_fast_q15(), arm_fir_init_q15(), and arm_fir_q15().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__fir__instance__q15.js b/docs/DSP/html/structarm__fir__instance__q15.js
new file mode 100644
index 0000000..1493cc1
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__instance__q15.js
@@ -0,0 +1,6 @@
+var structarm__fir__instance__q15 =
+[
+    [ "numTaps", "structarm__fir__instance__q15.html#a0e46f93cf51bfb18b1be808be9c5bfc9", null ],
+    [ "pCoeffs", "structarm__fir__instance__q15.html#a6d16db16a5f8f0db54938f2967244d9e", null ],
+    [ "pState", "structarm__fir__instance__q15.html#aa8d25f44f45b6a6c4cf38c31569b8a01", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__fir__instance__q31.html b/docs/DSP/html/structarm__fir__instance__q31.html
new file mode 100644
index 0000000..fcd4d8d
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__instance__q31.html
@@ -0,0 +1,196 @@
+
+
+
+
+
+arm_fir_instance_q31 Struct Reference
+CMSIS-DSP: arm_fir_instance_q31 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_fir_instance_q31 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q31 FIR filter.  
+
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numTaps
     
    q31_t * pState
     
    q31_t * pCoeffs
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_instance_q31::numTaps
    
+
    
+
    number of filter coefficients in the filter. 
    
+
+
    Referenced by arm_fir_fast_q31(), arm_fir_init_q31(), and arm_fir_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_fir_instance_q31::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numTaps. 
    
+
+
    Referenced by arm_fir_fast_q31(), arm_fir_init_q31(), and arm_fir_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_fir_instance_q31::pState
    
+
    
+
    points to the state variable array. The array is of length numTaps+blockSize-1. 
    
+
+
    Referenced by arm_fir_fast_q31(), arm_fir_init_q31(), and arm_fir_q31().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__fir__instance__q31.js b/docs/DSP/html/structarm__fir__instance__q31.js
new file mode 100644
index 0000000..5cc8889
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__instance__q31.js
@@ -0,0 +1,6 @@
+var structarm__fir__instance__q31 =
+[
+    [ "numTaps", "structarm__fir__instance__q31.html#a918fadd775b7a0482b21bf34dae2f094", null ],
+    [ "pCoeffs", "structarm__fir__instance__q31.html#afaae4c884bdf11a4ec2f3b9bb2bb51d0", null ],
+    [ "pState", "structarm__fir__instance__q31.html#a409f39c93b744784648bdc365541444d", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__fir__instance__q7.html b/docs/DSP/html/structarm__fir__instance__q7.html
new file mode 100644
index 0000000..ba39f33
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__instance__q7.html
@@ -0,0 +1,196 @@
+
+
+
+
+
+arm_fir_instance_q7 Struct Reference
+CMSIS-DSP: arm_fir_instance_q7 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_fir_instance_q7 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q7 FIR filter.  
+
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numTaps
     
    q7_t * pState
     
    q7_t * pCoeffs
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_instance_q7::numTaps
    
+
    
+
    number of filter coefficients in the filter. 
    
+
+
    Referenced by arm_fir_init_q7(), and arm_fir_q7().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q7_t* arm_fir_instance_q7::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numTaps. 
    
+
+
    Referenced by arm_fir_init_q7(), and arm_fir_q7().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q7_t* arm_fir_instance_q7::pState
    
+
    
+
    points to the state variable array. The array is of length numTaps+blockSize-1. 
    
+
+
    Referenced by arm_fir_init_q7(), and arm_fir_q7().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__fir__instance__q7.js b/docs/DSP/html/structarm__fir__instance__q7.js
new file mode 100644
index 0000000..411b51f
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__instance__q7.js
@@ -0,0 +1,6 @@
+var structarm__fir__instance__q7 =
+[
+    [ "numTaps", "structarm__fir__instance__q7.html#a9b50840e2c5ef5b17e1a584fb4cf0d06", null ],
+    [ "pCoeffs", "structarm__fir__instance__q7.html#a0e45aedefc3fffad6cb315c5b6e5bd49", null ],
+    [ "pState", "structarm__fir__instance__q7.html#aaddea3b9c7e16ddfd9428b7bf9f9c200", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__fir__interpolate__instance__f32.html b/docs/DSP/html/structarm__fir__interpolate__instance__f32.html
new file mode 100644
index 0000000..5c5d3e3
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__interpolate__instance__f32.html
@@ -0,0 +1,213 @@
+
+
+
+
+
+arm_fir_interpolate_instance_f32 Struct Reference
+CMSIS-DSP: arm_fir_interpolate_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_fir_interpolate_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point FIR interpolator.  
+
    
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint8_t L
     
    uint16_t phaseLength
     
    float32_t * pCoeffs
     
    float32_t * pState
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_fir_interpolate_instance_f32::L
    
+
    
+
    upsample factor. 
    
+
+
    Referenced by arm_fir_interpolate_f32(), and arm_fir_interpolate_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_fir_interpolate_instance_f32::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length L*phaseLength. 
    
+
+
    Referenced by arm_fir_interpolate_f32(), and arm_fir_interpolate_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_interpolate_instance_f32::phaseLength
    
+
    
+
    length of each polyphase filter component. 
    
+
+
    Referenced by arm_fir_interpolate_f32(), and arm_fir_interpolate_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_fir_interpolate_instance_f32::pState
    
+
    
+
    points to the state variable array. The array is of length phaseLength+numTaps-1. 
    
+
+
    Referenced by arm_fir_interpolate_f32(), and arm_fir_interpolate_init_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__fir__interpolate__instance__f32.js b/docs/DSP/html/structarm__fir__interpolate__instance__f32.js
new file mode 100644
index 0000000..2d74ca2
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__interpolate__instance__f32.js
@@ -0,0 +1,7 @@
+var structarm__fir__interpolate__instance__f32 =
+[
+    [ "L", "structarm__fir__interpolate__instance__f32.html#ae6f94dcc0ccd8aa4bc699b20985d9df5", null ],
+    [ "pCoeffs", "structarm__fir__interpolate__instance__f32.html#a86053b715980a93c9df630d6de5bb63c", null ],
+    [ "phaseLength", "structarm__fir__interpolate__instance__f32.html#a389e669e13ec56292a70db8e92194b12", null ],
+    [ "pState", "structarm__fir__interpolate__instance__f32.html#a42a8ba1bda85fa86d7b6c84d3da4c75b", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__fir__interpolate__instance__q15.html b/docs/DSP/html/structarm__fir__interpolate__instance__q15.html
new file mode 100644
index 0000000..b93119c
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__interpolate__instance__q15.html
@@ -0,0 +1,213 @@
+
+
+
+
+
+arm_fir_interpolate_instance_q15 Struct Reference
+CMSIS-DSP: arm_fir_interpolate_instance_q15 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_fir_interpolate_instance_q15 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q15 FIR interpolator.  
+
    
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint8_t L
     
    uint16_t phaseLength
     
    q15_t * pCoeffs
     
    q15_t * pState
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_fir_interpolate_instance_q15::L
    
+
    
+
    upsample factor. 
    
+
+
    Referenced by arm_fir_interpolate_init_q15(), and arm_fir_interpolate_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_fir_interpolate_instance_q15::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length L*phaseLength. 
    
+
+
    Referenced by arm_fir_interpolate_init_q15(), and arm_fir_interpolate_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_interpolate_instance_q15::phaseLength
    
+
    
+
    length of each polyphase filter component. 
    
+
+
    Referenced by arm_fir_interpolate_init_q15(), and arm_fir_interpolate_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_fir_interpolate_instance_q15::pState
    
+
    
+
    points to the state variable array. The array is of length blockSize+phaseLength-1. 
    
+
+
    Referenced by arm_fir_interpolate_init_q15(), and arm_fir_interpolate_q15().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__fir__interpolate__instance__q15.js b/docs/DSP/html/structarm__fir__interpolate__instance__q15.js
new file mode 100644
index 0000000..aa338be
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__interpolate__instance__q15.js
@@ -0,0 +1,7 @@
+var structarm__fir__interpolate__instance__q15 =
+[
+    [ "L", "structarm__fir__interpolate__instance__q15.html#a5431bdc079e72a973b51d359f7f13603", null ],
+    [ "pCoeffs", "structarm__fir__interpolate__instance__q15.html#a767d91d61d4c0beeddd4325d28d28e24", null ],
+    [ "phaseLength", "structarm__fir__interpolate__instance__q15.html#ad5178a02a697a77e0d0e60705d9f0a19", null ],
+    [ "pState", "structarm__fir__interpolate__instance__q15.html#a26b864363fa47954248f2590e3a82a3c", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__fir__interpolate__instance__q31.html b/docs/DSP/html/structarm__fir__interpolate__instance__q31.html
new file mode 100644
index 0000000..ee15ec4
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__interpolate__instance__q31.html
@@ -0,0 +1,213 @@
+
+
+
+
+
+arm_fir_interpolate_instance_q31 Struct Reference
+CMSIS-DSP: arm_fir_interpolate_instance_q31 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_fir_interpolate_instance_q31 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q31 FIR interpolator.  
+
    
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint8_t L
     
    uint16_t phaseLength
     
    q31_t * pCoeffs
     
    q31_t * pState
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_fir_interpolate_instance_q31::L
    
+
    
+
    upsample factor. 
    
+
+
    Referenced by arm_fir_interpolate_init_q31(), and arm_fir_interpolate_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_fir_interpolate_instance_q31::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length L*phaseLength. 
    
+
+
    Referenced by arm_fir_interpolate_init_q31(), and arm_fir_interpolate_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_interpolate_instance_q31::phaseLength
    
+
    
+
    length of each polyphase filter component. 
    
+
+
    Referenced by arm_fir_interpolate_init_q31(), and arm_fir_interpolate_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_fir_interpolate_instance_q31::pState
    
+
    
+
    points to the state variable array. The array is of length blockSize+phaseLength-1. 
    
+
+
    Referenced by arm_fir_interpolate_init_q31(), and arm_fir_interpolate_q31().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__fir__interpolate__instance__q31.js b/docs/DSP/html/structarm__fir__interpolate__instance__q31.js
new file mode 100644
index 0000000..a603dd4
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__interpolate__instance__q31.js
@@ -0,0 +1,7 @@
+var structarm__fir__interpolate__instance__q31 =
+[
+    [ "L", "structarm__fir__interpolate__instance__q31.html#a5cdf0a631cb74e0e9588c388abe5235c", null ],
+    [ "pCoeffs", "structarm__fir__interpolate__instance__q31.html#afa719433687e1936ec3403d0d32f06e6", null ],
+    [ "phaseLength", "structarm__fir__interpolate__instance__q31.html#a5d243796584afc7cd6c557f00b7acca5", null ],
+    [ "pState", "structarm__fir__interpolate__instance__q31.html#addde04514b6e6ac72be3d609f0398b1a", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__fir__lattice__instance__f32.html b/docs/DSP/html/structarm__fir__lattice__instance__f32.html
new file mode 100644
index 0000000..77e3c2a
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__lattice__instance__f32.html
@@ -0,0 +1,196 @@
+
+
+
+
+
+arm_fir_lattice_instance_f32 Struct Reference
+CMSIS-DSP: arm_fir_lattice_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_fir_lattice_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point FIR lattice filter.  
+
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numStages
     
    float32_t * pState
     
    float32_t * pCoeffs
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_lattice_instance_f32::numStages
    
+
    
+
    number of filter stages. 
    
+
+
    Referenced by arm_fir_lattice_f32(), and arm_fir_lattice_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_fir_lattice_instance_f32::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numStages. 
    
+
+
    Referenced by arm_fir_lattice_f32(), and arm_fir_lattice_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_fir_lattice_instance_f32::pState
    
+
    
+
    points to the state variable array. The array is of length numStages. 
    
+
+
    Referenced by arm_fir_lattice_f32(), and arm_fir_lattice_init_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__fir__lattice__instance__f32.js b/docs/DSP/html/structarm__fir__lattice__instance__f32.js
new file mode 100644
index 0000000..90795b2
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__lattice__instance__f32.js
@@ -0,0 +1,6 @@
+var structarm__fir__lattice__instance__f32 =
+[
+    [ "numStages", "structarm__fir__lattice__instance__f32.html#ad369bd9997a250f195254df37408a38f", null ],
+    [ "pCoeffs", "structarm__fir__lattice__instance__f32.html#a33bf5948c947f9ef80a99717cb0a0a43", null ],
+    [ "pState", "structarm__fir__lattice__instance__f32.html#ae348884a1ba9b83fadccd5da640cbcaf", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__fir__lattice__instance__q15.html b/docs/DSP/html/structarm__fir__lattice__instance__q15.html
new file mode 100644
index 0000000..a0794fa
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__lattice__instance__q15.html
@@ -0,0 +1,196 @@
+
+
+
+
+
+arm_fir_lattice_instance_q15 Struct Reference
+CMSIS-DSP: arm_fir_lattice_instance_q15 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_fir_lattice_instance_q15 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q15 FIR lattice filter.  
+
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numStages
     
    q15_t * pState
     
    q15_t * pCoeffs
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_lattice_instance_q15::numStages
    
+
    
+
    number of filter stages. 
    
+
+
    Referenced by arm_fir_lattice_init_q15(), and arm_fir_lattice_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_fir_lattice_instance_q15::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numStages. 
    
+
+
    Referenced by arm_fir_lattice_init_q15(), and arm_fir_lattice_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_fir_lattice_instance_q15::pState
    
+
    
+
    points to the state variable array. The array is of length numStages. 
    
+
+
    Referenced by arm_fir_lattice_init_q15(), and arm_fir_lattice_q15().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__fir__lattice__instance__q15.js b/docs/DSP/html/structarm__fir__lattice__instance__q15.js
new file mode 100644
index 0000000..8df831b
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__lattice__instance__q15.js
@@ -0,0 +1,6 @@
+var structarm__fir__lattice__instance__q15 =
+[
+    [ "numStages", "structarm__fir__lattice__instance__q15.html#a38b179138d6a6c9cac4f8f79b6fd5357", null ],
+    [ "pCoeffs", "structarm__fir__lattice__instance__q15.html#a78f872826140069cf67836fff87360bc", null ],
+    [ "pState", "structarm__fir__lattice__instance__q15.html#a37b90dea2bc3ee7c9951a9fe74db0cbb", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__fir__lattice__instance__q31.html b/docs/DSP/html/structarm__fir__lattice__instance__q31.html
new file mode 100644
index 0000000..770698e
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__lattice__instance__q31.html
@@ -0,0 +1,196 @@
+
+
+
+
+
+arm_fir_lattice_instance_q31 Struct Reference
+CMSIS-DSP: arm_fir_lattice_instance_q31 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_fir_lattice_instance_q31 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q31 FIR lattice filter.  
+
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numStages
     
    q31_t * pState
     
    q31_t * pCoeffs
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_lattice_instance_q31::numStages
    
+
    
+
    number of filter stages. 
    
+
+
    Referenced by arm_fir_lattice_init_q31(), and arm_fir_lattice_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_fir_lattice_instance_q31::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numStages. 
    
+
+
    Referenced by arm_fir_lattice_init_q31(), and arm_fir_lattice_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_fir_lattice_instance_q31::pState
    
+
    
+
    points to the state variable array. The array is of length numStages. 
    
+
+
    Referenced by arm_fir_lattice_init_q31(), and arm_fir_lattice_q31().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__fir__lattice__instance__q31.js b/docs/DSP/html/structarm__fir__lattice__instance__q31.js
new file mode 100644
index 0000000..b05a008
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__lattice__instance__q31.js
@@ -0,0 +1,6 @@
+var structarm__fir__lattice__instance__q31 =
+[
+    [ "numStages", "structarm__fir__lattice__instance__q31.html#a9f3773bbb76bc5a8a5ee9d37786bf478", null ],
+    [ "pCoeffs", "structarm__fir__lattice__instance__q31.html#a66c3364bf5863cd45e05f1652c3dc522", null ],
+    [ "pState", "structarm__fir__lattice__instance__q31.html#a08fe9494ab7cd336b791e9657adadcf6", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__fir__sparse__instance__f32.html b/docs/DSP/html/structarm__fir__sparse__instance__f32.html
new file mode 100644
index 0000000..d1bbeb1
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__sparse__instance__f32.html
@@ -0,0 +1,247 @@
+
+
+
+
+
+arm_fir_sparse_instance_f32 Struct Reference
+CMSIS-DSP: arm_fir_sparse_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_fir_sparse_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point sparse FIR filter.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numTaps
     
    uint16_t stateIndex
     
    float32_t * pState
     
    float32_t * pCoeffs
     
    uint16_t maxDelay
     
    int32_t * pTapDelay
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_sparse_instance_f32::maxDelay
    
+
    
+
    maximum offset specified by the pTapDelay array. 
    
+
+
    Referenced by arm_fir_sparse_f32(), and arm_fir_sparse_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_sparse_instance_f32::numTaps
    
+
    
+
    number of coefficients in the filter. 
    
+
+
    Referenced by arm_fir_sparse_f32(), and arm_fir_sparse_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_fir_sparse_instance_f32::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numTaps. 
    
+
+
    Referenced by arm_fir_sparse_f32(), and arm_fir_sparse_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_fir_sparse_instance_f32::pState
    
+
    
+
    points to the state buffer array. The array is of length maxDelay+blockSize-1. 
    
+
+
    Referenced by arm_fir_sparse_f32(), and arm_fir_sparse_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    int32_t* arm_fir_sparse_instance_f32::pTapDelay
    
+
    
+
    points to the array of delay values. The array is of length numTaps. 
    
+
+
    Referenced by arm_fir_sparse_f32(), and arm_fir_sparse_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_sparse_instance_f32::stateIndex
    
+
    
+
    state buffer index. Points to the oldest sample in the state buffer. 
    
+
+
    Referenced by arm_fir_sparse_f32(), and arm_fir_sparse_init_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__fir__sparse__instance__f32.js b/docs/DSP/html/structarm__fir__sparse__instance__f32.js
new file mode 100644
index 0000000..e4e5494
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__sparse__instance__f32.js
@@ -0,0 +1,9 @@
+var structarm__fir__sparse__instance__f32 =
+[
+    [ "maxDelay", "structarm__fir__sparse__instance__f32.html#af8b8c775f4084c36774f06c082b4c078", null ],
+    [ "numTaps", "structarm__fir__sparse__instance__f32.html#a5e19e7f234ac30a3db843352bf2a8515", null ],
+    [ "pCoeffs", "structarm__fir__sparse__instance__f32.html#a04af7c738dfb0882ad102fcad501d94a", null ],
+    [ "pState", "structarm__fir__sparse__instance__f32.html#a794af0916666d11cc564d6df08553555", null ],
+    [ "pTapDelay", "structarm__fir__sparse__instance__f32.html#aaa54ae67e5d10c6dd0d697945c638d31", null ],
+    [ "stateIndex", "structarm__fir__sparse__instance__f32.html#a57585aeca9dc8686e08df2865375a86d", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__fir__sparse__instance__q15.html b/docs/DSP/html/structarm__fir__sparse__instance__q15.html
new file mode 100644
index 0000000..f8fa143
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__sparse__instance__q15.html
@@ -0,0 +1,247 @@
+
+
+
+
+
+arm_fir_sparse_instance_q15 Struct Reference
+CMSIS-DSP: arm_fir_sparse_instance_q15 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_fir_sparse_instance_q15 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q15 sparse FIR filter.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numTaps
     
    uint16_t stateIndex
     
    q15_t * pState
     
    q15_t * pCoeffs
     
    uint16_t maxDelay
     
    int32_t * pTapDelay
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_sparse_instance_q15::maxDelay
    
+
    
+
    maximum offset specified by the pTapDelay array. 
    
+
+
    Referenced by arm_fir_sparse_init_q15(), and arm_fir_sparse_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_sparse_instance_q15::numTaps
    
+
    
+
    number of coefficients in the filter. 
    
+
+
    Referenced by arm_fir_sparse_init_q15(), and arm_fir_sparse_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_fir_sparse_instance_q15::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numTaps. 
    
+
+
    Referenced by arm_fir_sparse_init_q15(), and arm_fir_sparse_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_fir_sparse_instance_q15::pState
    
+
    
+
    points to the state buffer array. The array is of length maxDelay+blockSize-1. 
    
+
+
    Referenced by arm_fir_sparse_init_q15(), and arm_fir_sparse_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    int32_t* arm_fir_sparse_instance_q15::pTapDelay
    
+
    
+
    points to the array of delay values. The array is of length numTaps. 
    
+
+
    Referenced by arm_fir_sparse_init_q15(), and arm_fir_sparse_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_sparse_instance_q15::stateIndex
    
+
    
+
    state buffer index. Points to the oldest sample in the state buffer. 
    
+
+
    Referenced by arm_fir_sparse_init_q15(), and arm_fir_sparse_q15().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__fir__sparse__instance__q15.js b/docs/DSP/html/structarm__fir__sparse__instance__q15.js
new file mode 100644
index 0000000..bece02b
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__sparse__instance__q15.js
@@ -0,0 +1,9 @@
+var structarm__fir__sparse__instance__q15 =
+[
+    [ "maxDelay", "structarm__fir__sparse__instance__q15.html#ad14cc1070eecf7e1926d8f67a8273182", null ],
+    [ "numTaps", "structarm__fir__sparse__instance__q15.html#a0f66b126dd8b85f7467cfb01b7bc4d77", null ],
+    [ "pCoeffs", "structarm__fir__sparse__instance__q15.html#a78a6565473b5f0b8c77c3f0f58a76069", null ],
+    [ "pState", "structarm__fir__sparse__instance__q15.html#a98b92b0f5208110129b9a67b1db90408", null ],
+    [ "pTapDelay", "structarm__fir__sparse__instance__q15.html#aeab2855176c6efdb231a73a3672837d5", null ],
+    [ "stateIndex", "structarm__fir__sparse__instance__q15.html#a89487f28cab52637426024005e478985", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__fir__sparse__instance__q31.html b/docs/DSP/html/structarm__fir__sparse__instance__q31.html
new file mode 100644
index 0000000..a01a5ca
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__sparse__instance__q31.html
@@ -0,0 +1,247 @@
+
+
+
+
+
+arm_fir_sparse_instance_q31 Struct Reference
+CMSIS-DSP: arm_fir_sparse_instance_q31 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_fir_sparse_instance_q31 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q31 sparse FIR filter.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numTaps
     
    uint16_t stateIndex
     
    q31_t * pState
     
    q31_t * pCoeffs
     
    uint16_t maxDelay
     
    int32_t * pTapDelay
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_sparse_instance_q31::maxDelay
    
+
    
+
    maximum offset specified by the pTapDelay array. 
    
+
+
    Referenced by arm_fir_sparse_init_q31(), and arm_fir_sparse_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_sparse_instance_q31::numTaps
    
+
    
+
    number of coefficients in the filter. 
    
+
+
    Referenced by arm_fir_sparse_init_q31(), and arm_fir_sparse_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_fir_sparse_instance_q31::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numTaps. 
    
+
+
    Referenced by arm_fir_sparse_init_q31(), and arm_fir_sparse_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_fir_sparse_instance_q31::pState
    
+
    
+
    points to the state buffer array. The array is of length maxDelay+blockSize-1. 
    
+
+
    Referenced by arm_fir_sparse_init_q31(), and arm_fir_sparse_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    int32_t* arm_fir_sparse_instance_q31::pTapDelay
    
+
    
+
    points to the array of delay values. The array is of length numTaps. 
    
+
+
    Referenced by arm_fir_sparse_init_q31(), and arm_fir_sparse_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_sparse_instance_q31::stateIndex
    
+
    
+
    state buffer index. Points to the oldest sample in the state buffer. 
    
+
+
    Referenced by arm_fir_sparse_init_q31(), and arm_fir_sparse_q31().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__fir__sparse__instance__q31.js b/docs/DSP/html/structarm__fir__sparse__instance__q31.js
new file mode 100644
index 0000000..aa2727d
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__sparse__instance__q31.js
@@ -0,0 +1,9 @@
+var structarm__fir__sparse__instance__q31 =
+[
+    [ "maxDelay", "structarm__fir__sparse__instance__q31.html#afdd3a1dc72132c854dc379154b68b674", null ],
+    [ "numTaps", "structarm__fir__sparse__instance__q31.html#a07b6c01e58ec6dde384719130d36b0dc", null ],
+    [ "pCoeffs", "structarm__fir__sparse__instance__q31.html#a093d6227f0d1597982cd083fb126f4e0", null ],
+    [ "pState", "structarm__fir__sparse__instance__q31.html#a830be89daa5a393b225048889aa045d1", null ],
+    [ "pTapDelay", "structarm__fir__sparse__instance__q31.html#ab87ae457adec8f727afefaa2599fc983", null ],
+    [ "stateIndex", "structarm__fir__sparse__instance__q31.html#a557ed9d477e76e4ad2019344f19f568a", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__fir__sparse__instance__q7.html b/docs/DSP/html/structarm__fir__sparse__instance__q7.html
new file mode 100644
index 0000000..6086d1d
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__sparse__instance__q7.html
@@ -0,0 +1,247 @@
+
+
+
+
+
+arm_fir_sparse_instance_q7 Struct Reference
+CMSIS-DSP: arm_fir_sparse_instance_q7 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_fir_sparse_instance_q7 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q7 sparse FIR filter.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numTaps
     
    uint16_t stateIndex
     
    q7_t * pState
     
    q7_t * pCoeffs
     
    uint16_t maxDelay
     
    int32_t * pTapDelay
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_sparse_instance_q7::maxDelay
    
+
    
+
    maximum offset specified by the pTapDelay array. 
    
+
+
    Referenced by arm_fir_sparse_init_q7(), and arm_fir_sparse_q7().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_sparse_instance_q7::numTaps
    
+
    
+
    number of coefficients in the filter. 
    
+
+
    Referenced by arm_fir_sparse_init_q7(), and arm_fir_sparse_q7().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q7_t* arm_fir_sparse_instance_q7::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numTaps. 
    
+
+
    Referenced by arm_fir_sparse_init_q7(), and arm_fir_sparse_q7().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q7_t* arm_fir_sparse_instance_q7::pState
    
+
    
+
    points to the state buffer array. The array is of length maxDelay+blockSize-1. 
    
+
+
    Referenced by arm_fir_sparse_init_q7(), and arm_fir_sparse_q7().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    int32_t* arm_fir_sparse_instance_q7::pTapDelay
    
+
    
+
    points to the array of delay values. The array is of length numTaps. 
    
+
+
    Referenced by arm_fir_sparse_init_q7(), and arm_fir_sparse_q7().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_fir_sparse_instance_q7::stateIndex
    
+
    
+
    state buffer index. Points to the oldest sample in the state buffer. 
    
+
+
    Referenced by arm_fir_sparse_init_q7(), and arm_fir_sparse_q7().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__fir__sparse__instance__q7.js b/docs/DSP/html/structarm__fir__sparse__instance__q7.js
new file mode 100644
index 0000000..fecb8b6
--- /dev/null
+++ b/docs/DSP/html/structarm__fir__sparse__instance__q7.js
@@ -0,0 +1,9 @@
+var structarm__fir__sparse__instance__q7 =
+[
+    [ "maxDelay", "structarm__fir__sparse__instance__q7.html#af74dacc1d34c078283e50f2530eb91df", null ],
+    [ "numTaps", "structarm__fir__sparse__instance__q7.html#a54cdd27ca1c672b126c38763ce678b1c", null ],
+    [ "pCoeffs", "structarm__fir__sparse__instance__q7.html#a3dac86f15e33553e8f3e19e0d712bae5", null ],
+    [ "pState", "structarm__fir__sparse__instance__q7.html#a18072cf3ef3666d588f0d49512f2b28f", null ],
+    [ "pTapDelay", "structarm__fir__sparse__instance__q7.html#ac625393c84bc0342ffdf26fc4eba1ac1", null ],
+    [ "stateIndex", "structarm__fir__sparse__instance__q7.html#a2d2e65473fe3a3f2b953b4e0b60824df", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__iir__lattice__instance__f32.html b/docs/DSP/html/structarm__iir__lattice__instance__f32.html
new file mode 100644
index 0000000..589e0a1
--- /dev/null
+++ b/docs/DSP/html/structarm__iir__lattice__instance__f32.html
@@ -0,0 +1,213 @@
+
+
+
+
+
+arm_iir_lattice_instance_f32 Struct Reference
+CMSIS-DSP: arm_iir_lattice_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_iir_lattice_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point IIR lattice filter.  
+
    
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numStages
     
    float32_t * pState
     
    float32_t * pkCoeffs
     
    float32_t * pvCoeffs
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_iir_lattice_instance_f32::numStages
    
+
    
+
    number of stages in the filter. 
    
+
+
    Referenced by arm_iir_lattice_f32(), and arm_iir_lattice_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_iir_lattice_instance_f32::pkCoeffs
    
+
    
+
    points to the reflection coefficient array. The array is of length numStages. 
    
+
+
    Referenced by arm_iir_lattice_f32(), and arm_iir_lattice_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_iir_lattice_instance_f32::pState
    
+
    
+
    points to the state variable array. The array is of length numStages+blockSize. 
    
+
+
    Referenced by arm_iir_lattice_f32(), and arm_iir_lattice_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_iir_lattice_instance_f32::pvCoeffs
    
+
    
+
    points to the ladder coefficient array. The array is of length numStages+1. 
    
+
+
    Referenced by arm_iir_lattice_f32(), and arm_iir_lattice_init_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__iir__lattice__instance__f32.js b/docs/DSP/html/structarm__iir__lattice__instance__f32.js
new file mode 100644
index 0000000..51405cc
--- /dev/null
+++ b/docs/DSP/html/structarm__iir__lattice__instance__f32.js
@@ -0,0 +1,7 @@
+var structarm__iir__lattice__instance__f32 =
+[
+    [ "numStages", "structarm__iir__lattice__instance__f32.html#af8de449af5efe1f30be82f9ba35587ee", null ],
+    [ "pkCoeffs", "structarm__iir__lattice__instance__f32.html#aa69fcdd3775e828d450ce1bbd978fa31", null ],
+    [ "pState", "structarm__iir__lattice__instance__f32.html#a30babe7815510219e6e3d28e6e4a5969", null ],
+    [ "pvCoeffs", "structarm__iir__lattice__instance__f32.html#afc7c8f577e6f27d097fe55f57e707f72", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__iir__lattice__instance__q15.html b/docs/DSP/html/structarm__iir__lattice__instance__q15.html
new file mode 100644
index 0000000..6645bd0
--- /dev/null
+++ b/docs/DSP/html/structarm__iir__lattice__instance__q15.html
@@ -0,0 +1,213 @@
+
+
+
+
+
+arm_iir_lattice_instance_q15 Struct Reference
+CMSIS-DSP: arm_iir_lattice_instance_q15 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_iir_lattice_instance_q15 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q15 IIR lattice filter.  
+
    
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numStages
     
    q15_t * pState
     
    q15_t * pkCoeffs
     
    q15_t * pvCoeffs
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_iir_lattice_instance_q15::numStages
    
+
    
+
    number of stages in the filter. 
    
+
+
    Referenced by arm_iir_lattice_init_q15(), and arm_iir_lattice_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_iir_lattice_instance_q15::pkCoeffs
    
+
    
+
    points to the reflection coefficient array. The array is of length numStages. 
    
+
+
    Referenced by arm_iir_lattice_init_q15(), and arm_iir_lattice_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_iir_lattice_instance_q15::pState
    
+
    
+
    points to the state variable array. The array is of length numStages+blockSize. 
    
+
+
    Referenced by arm_iir_lattice_init_q15(), and arm_iir_lattice_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_iir_lattice_instance_q15::pvCoeffs
    
+
    
+
    points to the ladder coefficient array. The array is of length numStages+1. 
    
+
+
    Referenced by arm_iir_lattice_init_q15(), and arm_iir_lattice_q15().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__iir__lattice__instance__q15.js b/docs/DSP/html/structarm__iir__lattice__instance__q15.js
new file mode 100644
index 0000000..7e4c210
--- /dev/null
+++ b/docs/DSP/html/structarm__iir__lattice__instance__q15.js
@@ -0,0 +1,7 @@
+var structarm__iir__lattice__instance__q15 =
+[
+    [ "numStages", "structarm__iir__lattice__instance__q15.html#a96fbed313bef01070409fa182d26ba3f", null ],
+    [ "pkCoeffs", "structarm__iir__lattice__instance__q15.html#a41c214a1ec38d4a82fae8899d715dd29", null ],
+    [ "pState", "structarm__iir__lattice__instance__q15.html#afd0136ab917b529554d93f41a5e04618", null ],
+    [ "pvCoeffs", "structarm__iir__lattice__instance__q15.html#a4c4f57f45b223abbe2a9fb727bd2cad9", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__iir__lattice__instance__q31.html b/docs/DSP/html/structarm__iir__lattice__instance__q31.html
new file mode 100644
index 0000000..f3a2c38
--- /dev/null
+++ b/docs/DSP/html/structarm__iir__lattice__instance__q31.html
@@ -0,0 +1,213 @@
+
+
+
+
+
+arm_iir_lattice_instance_q31 Struct Reference
+CMSIS-DSP: arm_iir_lattice_instance_q31 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_iir_lattice_instance_q31 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q31 IIR lattice filter.  
+
    
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numStages
     
    q31_t * pState
     
    q31_t * pkCoeffs
     
    q31_t * pvCoeffs
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_iir_lattice_instance_q31::numStages
    
+
    
+
    number of stages in the filter. 
    
+
+
    Referenced by arm_iir_lattice_init_q31(), and arm_iir_lattice_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_iir_lattice_instance_q31::pkCoeffs
    
+
    
+
    points to the reflection coefficient array. The array is of length numStages. 
    
+
+
    Referenced by arm_iir_lattice_init_q31(), and arm_iir_lattice_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_iir_lattice_instance_q31::pState
    
+
    
+
    points to the state variable array. The array is of length numStages+blockSize. 
    
+
+
    Referenced by arm_iir_lattice_init_q31(), and arm_iir_lattice_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_iir_lattice_instance_q31::pvCoeffs
    
+
    
+
    points to the ladder coefficient array. The array is of length numStages+1. 
    
+
+
    Referenced by arm_iir_lattice_init_q31(), and arm_iir_lattice_q31().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__iir__lattice__instance__q31.js b/docs/DSP/html/structarm__iir__lattice__instance__q31.js
new file mode 100644
index 0000000..6ea5ef2
--- /dev/null
+++ b/docs/DSP/html/structarm__iir__lattice__instance__q31.js
@@ -0,0 +1,7 @@
+var structarm__iir__lattice__instance__q31 =
+[
+    [ "numStages", "structarm__iir__lattice__instance__q31.html#a9df4570ed28c50fd9193ab654ff236ad", null ],
+    [ "pkCoeffs", "structarm__iir__lattice__instance__q31.html#a1d30aa16aac7722936ea9dee59211863", null ],
+    [ "pState", "structarm__iir__lattice__instance__q31.html#a941282745effd26a889fbfadf4b95e6a", null ],
+    [ "pvCoeffs", "structarm__iir__lattice__instance__q31.html#a04507e2b982b1dfa97b7b55752dea6b9", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__linear__interp__instance__f32.html b/docs/DSP/html/structarm__linear__interp__instance__f32.html
new file mode 100644
index 0000000..77add07
--- /dev/null
+++ b/docs/DSP/html/structarm__linear__interp__instance__f32.html
@@ -0,0 +1,215 @@
+
+
+
+
+
+arm_linear_interp_instance_f32 Struct Reference
+CMSIS-DSP: arm_linear_interp_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_linear_interp_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point Linear Interpolate function.  
+ More...
    
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint32_t nValues
     
    float32_t x1
     
    float32_t xSpacing
     
    float32_t * pYData
     
    
+
    Description
    
+
    Examples: 
    arm_linear_interp_example_f32.c.
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint32_t arm_linear_interp_instance_f32::nValues
    
+
    
+
    nValues 
    
+
+
    Referenced by arm_linear_interp_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_linear_interp_instance_f32::pYData
    
+
    
+
    pointer to the table of Y values 
    
+
+
    Referenced by arm_linear_interp_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t arm_linear_interp_instance_f32::x1
    
+
    
+
    x1 
    
+
+
    Referenced by arm_linear_interp_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t arm_linear_interp_instance_f32::xSpacing
    
+
    
+
    xSpacing 
    
+
+
    Referenced by arm_linear_interp_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__linear__interp__instance__f32.js b/docs/DSP/html/structarm__linear__interp__instance__f32.js
new file mode 100644
index 0000000..45a8410
--- /dev/null
+++ b/docs/DSP/html/structarm__linear__interp__instance__f32.js
@@ -0,0 +1,7 @@
+var structarm__linear__interp__instance__f32 =
+[
+    [ "nValues", "structarm__linear__interp__instance__f32.html#a95f02a926b16d35359aca5b31e813b11", null ],
+    [ "pYData", "structarm__linear__interp__instance__f32.html#ab373001f6afad0850359c344a4d7eee4", null ],
+    [ "x1", "structarm__linear__interp__instance__f32.html#a08352dc6ea82fbc0827408e018535481", null ],
+    [ "xSpacing", "structarm__linear__interp__instance__f32.html#aa8e2d686b5434a406d390b347b183511", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__lms__instance__f32.html b/docs/DSP/html/structarm__lms__instance__f32.html
new file mode 100644
index 0000000..4c0e907
--- /dev/null
+++ b/docs/DSP/html/structarm__lms__instance__f32.html
@@ -0,0 +1,213 @@
+
+
+
+
+
+arm_lms_instance_f32 Struct Reference
+CMSIS-DSP: arm_lms_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_lms_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point LMS filter.  
+
    
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numTaps
     
    float32_t * pState
     
    float32_t * pCoeffs
     
    float32_t mu
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t arm_lms_instance_f32::mu
    
+
    
+
    step size that controls filter coefficient updates. 
    
+
+
    Referenced by arm_lms_f32(), and arm_lms_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_lms_instance_f32::numTaps
    
+
    
+
    number of coefficients in the filter. 
    
+
+
    Referenced by arm_lms_f32(), and arm_lms_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_lms_instance_f32::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numTaps. 
    
+
+
    Referenced by arm_lms_f32(), and arm_lms_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_lms_instance_f32::pState
    
+
    
+
    points to the state variable array. The array is of length numTaps+blockSize-1. 
    
+
+
    Referenced by arm_lms_f32(), and arm_lms_init_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__lms__instance__f32.js b/docs/DSP/html/structarm__lms__instance__f32.js
new file mode 100644
index 0000000..502d9ba
--- /dev/null
+++ b/docs/DSP/html/structarm__lms__instance__f32.js
@@ -0,0 +1,7 @@
+var structarm__lms__instance__f32 =
+[
+    [ "mu", "structarm__lms__instance__f32.html#ae2af43d74c93dba16b876e10c97a5b99", null ],
+    [ "numTaps", "structarm__lms__instance__f32.html#af73880d9009982f5d14529869494ec3d", null ],
+    [ "pCoeffs", "structarm__lms__instance__f32.html#a4795c6f7d3f17cec15c2fd09f66edd1a", null ],
+    [ "pState", "structarm__lms__instance__f32.html#aaf94285be2f99b5b9af40bea8dcb14b9", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__lms__instance__q15.html b/docs/DSP/html/structarm__lms__instance__q15.html
new file mode 100644
index 0000000..3142346
--- /dev/null
+++ b/docs/DSP/html/structarm__lms__instance__q15.html
@@ -0,0 +1,230 @@
+
+
+
+
+
+arm_lms_instance_q15 Struct Reference
+CMSIS-DSP: arm_lms_instance_q15 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_lms_instance_q15 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q15 LMS filter.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numTaps
     
    q15_t * pState
     
    q15_t * pCoeffs
     
    q15_t mu
     
    uint32_t postShift
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t arm_lms_instance_q15::mu
    
+
    
+
    step size that controls filter coefficient updates. 
    
+
+
    Referenced by arm_lms_init_q15(), and arm_lms_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_lms_instance_q15::numTaps
    
+
    
+
    number of coefficients in the filter. 
    
+
+
    Referenced by arm_lms_init_q15(), and arm_lms_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_lms_instance_q15::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numTaps. 
    
+
+
    Referenced by arm_lms_init_q15(), and arm_lms_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint32_t arm_lms_instance_q15::postShift
    
+
    
+
    bit shift applied to coefficients. 
    
+
+
    Referenced by arm_lms_init_q15(), and arm_lms_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_lms_instance_q15::pState
    
+
    
+
    points to the state variable array. The array is of length numTaps+blockSize-1. 
    
+
+
    Referenced by arm_lms_init_q15(), and arm_lms_q15().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__lms__instance__q15.js b/docs/DSP/html/structarm__lms__instance__q15.js
new file mode 100644
index 0000000..0051189
--- /dev/null
+++ b/docs/DSP/html/structarm__lms__instance__q15.js
@@ -0,0 +1,8 @@
+var structarm__lms__instance__q15 =
+[
+    [ "mu", "structarm__lms__instance__q15.html#aae46129d7cfd7f1c162cc502ed0a9d49", null ],
+    [ "numTaps", "structarm__lms__instance__q15.html#a0078e894f805af1b360369e619fb57b3", null ],
+    [ "pCoeffs", "structarm__lms__instance__q15.html#a42f95368b94898eb82608e1113d18cab", null ],
+    [ "postShift", "structarm__lms__instance__q15.html#acca5fbaef4a52ae411de24c9a0b929cf", null ],
+    [ "pState", "structarm__lms__instance__q15.html#a9a575ff82c1e68cbb583083439260d08", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__lms__instance__q31.html b/docs/DSP/html/structarm__lms__instance__q31.html
new file mode 100644
index 0000000..c6ffb49
--- /dev/null
+++ b/docs/DSP/html/structarm__lms__instance__q31.html
@@ -0,0 +1,230 @@
+
+
+
+
+
+arm_lms_instance_q31 Struct Reference
+CMSIS-DSP: arm_lms_instance_q31 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_lms_instance_q31 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q31 LMS filter.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numTaps
     
    q31_t * pState
     
    q31_t * pCoeffs
     
    q31_t mu
     
    uint32_t postShift
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t arm_lms_instance_q31::mu
    
+
    
+
    step size that controls filter coefficient updates. 
    
+
+
    Referenced by arm_lms_init_q31(), and arm_lms_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_lms_instance_q31::numTaps
    
+
    
+
    number of coefficients in the filter. 
    
+
+
    Referenced by arm_lms_init_q31(), and arm_lms_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_lms_instance_q31::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numTaps. 
    
+
+
    Referenced by arm_lms_init_q31(), and arm_lms_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint32_t arm_lms_instance_q31::postShift
    
+
    
+
    bit shift applied to coefficients. 
    
+
+
    Referenced by arm_lms_init_q31(), and arm_lms_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_lms_instance_q31::pState
    
+
    
+
    points to the state variable array. The array is of length numTaps+blockSize-1. 
    
+
+
    Referenced by arm_lms_init_q31(), and arm_lms_q31().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__lms__instance__q31.js b/docs/DSP/html/structarm__lms__instance__q31.js
new file mode 100644
index 0000000..1f4d8e2
--- /dev/null
+++ b/docs/DSP/html/structarm__lms__instance__q31.js
@@ -0,0 +1,8 @@
+var structarm__lms__instance__q31 =
+[
+    [ "mu", "structarm__lms__instance__q31.html#acb6ca9996b3c5f740d5d6c8e9f4f1d46", null ],
+    [ "numTaps", "structarm__lms__instance__q31.html#ac0d84f7d054555931ef8a62511fbcb8a", null ],
+    [ "pCoeffs", "structarm__lms__instance__q31.html#a4afe56e991a5416adfd462aa88bda500", null ],
+    [ "postShift", "structarm__lms__instance__q31.html#a4705a8f0011bb9166e09bf5bd51e595e", null ],
+    [ "pState", "structarm__lms__instance__q31.html#a206d47b49de6f357f933ebe61520753c", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__lms__norm__instance__f32.html b/docs/DSP/html/structarm__lms__norm__instance__f32.html
new file mode 100644
index 0000000..71cabdf
--- /dev/null
+++ b/docs/DSP/html/structarm__lms__norm__instance__f32.html
@@ -0,0 +1,249 @@
+
+
+
+
+
+arm_lms_norm_instance_f32 Struct Reference
+CMSIS-DSP: arm_lms_norm_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_lms_norm_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point normalized LMS filter.  
+ More...
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numTaps
     
    float32_t * pState
     
    float32_t * pCoeffs
     
    float32_t mu
     
    float32_t energy
     
    float32_t x0
     
    
+
    Description
    
+
    Examples: 
    arm_signal_converge_example_f32.c.
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t arm_lms_norm_instance_f32::energy
    
+
    
+
    saves previous frame energy. 
    
+
+
    Referenced by arm_lms_norm_f32(), and arm_lms_norm_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t arm_lms_norm_instance_f32::mu
    
+
    
+
    step size that control filter coefficient updates. 
    
+
+
    Referenced by arm_lms_norm_f32(), and arm_lms_norm_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_lms_norm_instance_f32::numTaps
    
+
    
+
    number of coefficients in the filter. 
    
+
+
    Referenced by arm_lms_norm_f32(), and arm_lms_norm_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_lms_norm_instance_f32::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numTaps. 
    
+
+
    Referenced by arm_lms_norm_f32(), and arm_lms_norm_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_lms_norm_instance_f32::pState
    
+
    
+
    points to the state variable array. The array is of length numTaps+blockSize-1. 
    
+
+
    Referenced by arm_lms_norm_f32(), and arm_lms_norm_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t arm_lms_norm_instance_f32::x0
    
+
    
+
    saves previous input sample. 
    
+
+
    Referenced by arm_lms_norm_f32(), and arm_lms_norm_init_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__lms__norm__instance__f32.js b/docs/DSP/html/structarm__lms__norm__instance__f32.js
new file mode 100644
index 0000000..5118d92
--- /dev/null
+++ b/docs/DSP/html/structarm__lms__norm__instance__f32.js
@@ -0,0 +1,9 @@
+var structarm__lms__norm__instance__f32 =
+[
+    [ "energy", "structarm__lms__norm__instance__f32.html#a6a4119e4f39447bbee31b066deafa16f", null ],
+    [ "mu", "structarm__lms__norm__instance__f32.html#a84401d3cfc6c40f69c08223cf341b886", null ],
+    [ "numTaps", "structarm__lms__norm__instance__f32.html#ac95f8ca3d816524c2070643852fac5e8", null ],
+    [ "pCoeffs", "structarm__lms__norm__instance__f32.html#a1ba688d90aba7de003ed4ad8e2e7ddda", null ],
+    [ "pState", "structarm__lms__norm__instance__f32.html#a0bc03338687002ed5f2e4a363eb095ec", null ],
+    [ "x0", "structarm__lms__norm__instance__f32.html#aec958fe89b164a30f38bcca9f5d96218", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__lms__norm__instance__q15.html b/docs/DSP/html/structarm__lms__norm__instance__q15.html
new file mode 100644
index 0000000..ed19131
--- /dev/null
+++ b/docs/DSP/html/structarm__lms__norm__instance__q15.html
@@ -0,0 +1,281 @@
+
+
+
+
+
+arm_lms_norm_instance_q15 Struct Reference
+CMSIS-DSP: arm_lms_norm_instance_q15 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_lms_norm_instance_q15 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q15 normalized LMS filter.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numTaps
     
    q15_t * pState
     
    q15_t * pCoeffs
     
    q15_t mu
     
    uint8_t postShift
     
    q15_t * recipTable
     
    q15_t energy
     
    q15_t x0
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t arm_lms_norm_instance_q15::energy
    
+
    
+
    saves previous frame energy. 
    
+
+
    Referenced by arm_lms_norm_init_q15(), and arm_lms_norm_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t arm_lms_norm_instance_q15::mu
    
+
    
+
    step size that controls filter coefficient updates. 
    
+
+
    Referenced by arm_lms_norm_init_q15(), and arm_lms_norm_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_lms_norm_instance_q15::numTaps
    
+
    
+
    Number of coefficients in the filter. 
    
+
+
    Referenced by arm_lms_norm_init_q15(), and arm_lms_norm_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_lms_norm_instance_q15::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numTaps. 
    
+
+
    Referenced by arm_lms_norm_init_q15(), and arm_lms_norm_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_lms_norm_instance_q15::postShift
    
+
    
+
    bit shift applied to coefficients. 
    
+
+
    Referenced by arm_lms_norm_init_q15(), and arm_lms_norm_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_lms_norm_instance_q15::pState
    
+
    
+
    points to the state variable array. The array is of length numTaps+blockSize-1. 
    
+
+
    Referenced by arm_lms_norm_init_q15(), and arm_lms_norm_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_lms_norm_instance_q15::recipTable
    
+
    
+
    Points to the reciprocal initial value table. 
    
+
+
    Referenced by arm_lms_norm_init_q15(), and arm_lms_norm_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t arm_lms_norm_instance_q15::x0
    
+
    
+
    saves previous input sample. 
    
+
+
    Referenced by arm_lms_norm_init_q15(), and arm_lms_norm_q15().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__lms__norm__instance__q15.js b/docs/DSP/html/structarm__lms__norm__instance__q15.js
new file mode 100644
index 0000000..91bbb1d
--- /dev/null
+++ b/docs/DSP/html/structarm__lms__norm__instance__q15.js
@@ -0,0 +1,11 @@
+var structarm__lms__norm__instance__q15 =
+[
+    [ "energy", "structarm__lms__norm__instance__q15.html#a1c81ded399919d8181026bc1c8602e7b", null ],
+    [ "mu", "structarm__lms__norm__instance__q15.html#a7ce00f21d11cfda6d963240641deea8c", null ],
+    [ "numTaps", "structarm__lms__norm__instance__q15.html#a9ee7a45f4f315d7996a969e25fdc7146", null ],
+    [ "pCoeffs", "structarm__lms__norm__instance__q15.html#ae7bca648c75a2ffa02d87852bb78bc8a", null ],
+    [ "postShift", "structarm__lms__norm__instance__q15.html#aa0d435fbcf7dedb7179d4467e9b79e9f", null ],
+    [ "pState", "structarm__lms__norm__instance__q15.html#aa4de490b3bdbd03561b76ee07901c8e3", null ],
+    [ "recipTable", "structarm__lms__norm__instance__q15.html#a9aabb0e4c79f3db807e7a441fa36f5f8", null ],
+    [ "x0", "structarm__lms__norm__instance__q15.html#a3fc1d6f97d2c6d5324871de6895cb7e9", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__lms__norm__instance__q31.html b/docs/DSP/html/structarm__lms__norm__instance__q31.html
new file mode 100644
index 0000000..6b42d02
--- /dev/null
+++ b/docs/DSP/html/structarm__lms__norm__instance__q31.html
@@ -0,0 +1,281 @@
+
+
+
+
+
+arm_lms_norm_instance_q31 Struct Reference
+CMSIS-DSP: arm_lms_norm_instance_q31 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_lms_norm_instance_q31 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q31 normalized LMS filter.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numTaps
     
    q31_t * pState
     
    q31_t * pCoeffs
     
    q31_t mu
     
    uint8_t postShift
     
    q31_t * recipTable
     
    q31_t energy
     
    q31_t x0
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t arm_lms_norm_instance_q31::energy
    
+
    
+
    saves previous frame energy. 
    
+
+
    Referenced by arm_lms_norm_init_q31(), and arm_lms_norm_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t arm_lms_norm_instance_q31::mu
    
+
    
+
    step size that controls filter coefficient updates. 
    
+
+
    Referenced by arm_lms_norm_init_q31(), and arm_lms_norm_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_lms_norm_instance_q31::numTaps
    
+
    
+
    number of coefficients in the filter. 
    
+
+
    Referenced by arm_lms_norm_init_q31(), and arm_lms_norm_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_lms_norm_instance_q31::pCoeffs
    
+
    
+
    points to the coefficient array. The array is of length numTaps. 
    
+
+
    Referenced by arm_lms_norm_init_q31(), and arm_lms_norm_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_lms_norm_instance_q31::postShift
    
+
    
+
    bit shift applied to coefficients. 
    
+
+
    Referenced by arm_lms_norm_init_q31(), and arm_lms_norm_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_lms_norm_instance_q31::pState
    
+
    
+
    points to the state variable array. The array is of length numTaps+blockSize-1. 
    
+
+
    Referenced by arm_lms_norm_init_q31(), and arm_lms_norm_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_lms_norm_instance_q31::recipTable
    
+
    
+
    points to the reciprocal initial value table. 
    
+
+
    Referenced by arm_lms_norm_init_q31(), and arm_lms_norm_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t arm_lms_norm_instance_q31::x0
    
+
    
+
    saves previous input sample. 
    
+
+
    Referenced by arm_lms_norm_init_q31(), and arm_lms_norm_q31().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__lms__norm__instance__q31.js b/docs/DSP/html/structarm__lms__norm__instance__q31.js
new file mode 100644
index 0000000..ebfb4f1
--- /dev/null
+++ b/docs/DSP/html/structarm__lms__norm__instance__q31.js
@@ -0,0 +1,11 @@
+var structarm__lms__norm__instance__q31 =
+[
+    [ "energy", "structarm__lms__norm__instance__q31.html#a3c0ae42869afec8555dc8e3a7ef9b386", null ],
+    [ "mu", "structarm__lms__norm__instance__q31.html#ad3dd2a2406e02fdaa7782ba6c3940a64", null ],
+    [ "numTaps", "structarm__lms__norm__instance__q31.html#a28e4c085af69c9c3e2e95dacf8004c3e", null ],
+    [ "pCoeffs", "structarm__lms__norm__instance__q31.html#a57a64c1ff102d033c1bd05043f1d9955", null ],
+    [ "postShift", "structarm__lms__norm__instance__q31.html#a28d7b9e437817f83397e081967e90f3c", null ],
+    [ "pState", "structarm__lms__norm__instance__q31.html#a6b25c96cf048b77078d62f4252a01ec4", null ],
+    [ "recipTable", "structarm__lms__norm__instance__q31.html#a85836d0907077b9ac660f7bbbaa9d694", null ],
+    [ "x0", "structarm__lms__norm__instance__q31.html#a47c4466d644e0d8ba407995adfa9b917", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__matrix__instance__f32.html b/docs/DSP/html/structarm__matrix__instance__f32.html
new file mode 100644
index 0000000..7c1b22d
--- /dev/null
+++ b/docs/DSP/html/structarm__matrix__instance__f32.html
@@ -0,0 +1,198 @@
+
+
+
+
+
+arm_matrix_instance_f32 Struct Reference
+CMSIS-DSP: arm_matrix_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_matrix_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point matrix structure.  
+ More...
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numRows
     
    uint16_t numCols
     
    float32_t * pData
     
    
+
    Description
    
+
    Examples: 
    arm_class_marks_example_f32.c, and arm_matrix_example_f32.c.
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_matrix_instance_f32::numCols
    
+
    
+
    number of columns of the matrix. 
    
+
+
    Referenced by arm_mat_add_f32(), arm_mat_cmplx_mult_f32(), arm_mat_init_f32(), arm_mat_inverse_f32(), arm_mat_mult_f32(), arm_mat_scale_f32(), arm_mat_sub_f32(), and arm_mat_trans_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_matrix_instance_f32::numRows
    
+
    
+
    number of rows of the matrix. 
    
+
+
    Referenced by arm_mat_add_f32(), arm_mat_cmplx_mult_f32(), arm_mat_init_f32(), arm_mat_inverse_f32(), arm_mat_mult_f32(), arm_mat_scale_f32(), arm_mat_sub_f32(), and arm_mat_trans_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_matrix_instance_f32::pData
    
+
    
+
    points to the data of the matrix. 
    
+
+
    Referenced by arm_mat_add_f32(), arm_mat_cmplx_mult_f32(), arm_mat_init_f32(), arm_mat_inverse_f32(), arm_mat_mult_f32(), arm_mat_scale_f32(), arm_mat_sub_f32(), and arm_mat_trans_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__matrix__instance__f32.js b/docs/DSP/html/structarm__matrix__instance__f32.js
new file mode 100644
index 0000000..ce7cdeb
--- /dev/null
+++ b/docs/DSP/html/structarm__matrix__instance__f32.js
@@ -0,0 +1,6 @@
+var structarm__matrix__instance__f32 =
+[
+    [ "numCols", "structarm__matrix__instance__f32.html#acdd1fb73734df68b89565c54f1dd8ae2", null ],
+    [ "numRows", "structarm__matrix__instance__f32.html#a23f4e34d70a82c9cad7612add5640b7b", null ],
+    [ "pData", "structarm__matrix__instance__f32.html#af3917c032600a9dfd5ed4a96f074910a", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__matrix__instance__f64.html b/docs/DSP/html/structarm__matrix__instance__f64.html
new file mode 100644
index 0000000..1f364a6
--- /dev/null
+++ b/docs/DSP/html/structarm__matrix__instance__f64.html
@@ -0,0 +1,196 @@
+
+
+
+
+
+arm_matrix_instance_f64 Struct Reference
+CMSIS-DSP: arm_matrix_instance_f64 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_matrix_instance_f64 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point matrix structure.  
+
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numRows
     
    uint16_t numCols
     
    float64_t * pData
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_matrix_instance_f64::numCols
    
+
    
+
    number of columns of the matrix. 
    
+
+
    Referenced by arm_mat_inverse_f64().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_matrix_instance_f64::numRows
    
+
    
+
    number of rows of the matrix. 
    
+
+
    Referenced by arm_mat_inverse_f64().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float64_t* arm_matrix_instance_f64::pData
    
+
    
+
    points to the data of the matrix. 
    
+
+
    Referenced by arm_mat_inverse_f64().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__matrix__instance__f64.js b/docs/DSP/html/structarm__matrix__instance__f64.js
new file mode 100644
index 0000000..af002e2
--- /dev/null
+++ b/docs/DSP/html/structarm__matrix__instance__f64.js
@@ -0,0 +1,6 @@
+var structarm__matrix__instance__f64 =
+[
+    [ "numCols", "structarm__matrix__instance__f64.html#ab0f0399aff3201880e2d8a447de9a7ee", null ],
+    [ "numRows", "structarm__matrix__instance__f64.html#a8b44d1e5003345047c4ead9e1593bf22", null ],
+    [ "pData", "structarm__matrix__instance__f64.html#a5b2475f8ff1e4818955cdd18bc40a097", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__matrix__instance__q15.html b/docs/DSP/html/structarm__matrix__instance__q15.html
new file mode 100644
index 0000000..1db0989
--- /dev/null
+++ b/docs/DSP/html/structarm__matrix__instance__q15.html
@@ -0,0 +1,196 @@
+
+
+
+
+
+arm_matrix_instance_q15 Struct Reference
+CMSIS-DSP: arm_matrix_instance_q15 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_matrix_instance_q15 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q15 matrix structure.  
+
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numRows
     
    uint16_t numCols
     
    q15_t * pData
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_matrix_instance_q15::numCols
    
+
    
+
    number of columns of the matrix. 
    
+
+
    Referenced by arm_mat_add_q15(), arm_mat_cmplx_mult_q15(), arm_mat_init_q15(), arm_mat_mult_fast_q15(), arm_mat_mult_q15(), arm_mat_scale_q15(), arm_mat_sub_q15(), and arm_mat_trans_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_matrix_instance_q15::numRows
    
+
    
+
    number of rows of the matrix. 
    
+
+
    Referenced by arm_mat_add_q15(), arm_mat_cmplx_mult_q15(), arm_mat_init_q15(), arm_mat_mult_fast_q15(), arm_mat_mult_q15(), arm_mat_scale_q15(), arm_mat_sub_q15(), and arm_mat_trans_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_matrix_instance_q15::pData
    
+
    
+
    points to the data of the matrix. 
    
+
+
    Referenced by arm_mat_add_q15(), arm_mat_cmplx_mult_q15(), arm_mat_init_q15(), arm_mat_mult_fast_q15(), arm_mat_mult_q15(), arm_mat_scale_q15(), arm_mat_sub_q15(), and arm_mat_trans_q15().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__matrix__instance__q15.js b/docs/DSP/html/structarm__matrix__instance__q15.js
new file mode 100644
index 0000000..9d27eae
--- /dev/null
+++ b/docs/DSP/html/structarm__matrix__instance__q15.js
@@ -0,0 +1,6 @@
+var structarm__matrix__instance__q15 =
+[
+    [ "numCols", "structarm__matrix__instance__q15.html#acbbce67ba058d8e1c867c71d57288c97", null ],
+    [ "numRows", "structarm__matrix__instance__q15.html#a9bac6ed54be287c4d4f01a1a28be65f5", null ],
+    [ "pData", "structarm__matrix__instance__q15.html#a6da33a5553e634787d0f515cf8d724af", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__matrix__instance__q31.html b/docs/DSP/html/structarm__matrix__instance__q31.html
new file mode 100644
index 0000000..d8ad927
--- /dev/null
+++ b/docs/DSP/html/structarm__matrix__instance__q31.html
@@ -0,0 +1,196 @@
+
+
+
+
+
+arm_matrix_instance_q31 Struct Reference
+CMSIS-DSP: arm_matrix_instance_q31 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_matrix_instance_q31 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q31 matrix structure.  
+
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint16_t numRows
     
    uint16_t numCols
     
    q31_t * pData
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_matrix_instance_q31::numCols
    
+
    
+
    number of columns of the matrix. 
    
+
+
    Referenced by arm_mat_add_q31(), arm_mat_cmplx_mult_q31(), arm_mat_init_q31(), arm_mat_mult_fast_q31(), arm_mat_mult_q31(), arm_mat_scale_q31(), arm_mat_sub_q31(), and arm_mat_trans_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_matrix_instance_q31::numRows
    
+
    
+
    number of rows of the matrix. 
    
+
+
    Referenced by arm_mat_add_q31(), arm_mat_cmplx_mult_q31(), arm_mat_init_q31(), arm_mat_mult_fast_q31(), arm_mat_mult_q31(), arm_mat_scale_q31(), arm_mat_sub_q31(), and arm_mat_trans_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_matrix_instance_q31::pData
    
+
    
+
    points to the data of the matrix. 
    
+
+
    Referenced by arm_mat_add_q31(), arm_mat_cmplx_mult_q31(), arm_mat_init_q31(), arm_mat_mult_fast_q31(), arm_mat_mult_q31(), arm_mat_scale_q31(), arm_mat_sub_q31(), and arm_mat_trans_q31().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__matrix__instance__q31.js b/docs/DSP/html/structarm__matrix__instance__q31.js
new file mode 100644
index 0000000..6bf45c2
--- /dev/null
+++ b/docs/DSP/html/structarm__matrix__instance__q31.js
@@ -0,0 +1,6 @@
+var structarm__matrix__instance__q31 =
+[
+    [ "numCols", "structarm__matrix__instance__q31.html#abd161da7614eda927157f18b698074b1", null ],
+    [ "numRows", "structarm__matrix__instance__q31.html#a63bacac158a821c8cfc06088d251598c", null ],
+    [ "pData", "structarm__matrix__instance__q31.html#a09a64267c0579fef086efc9059741e56", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__pid__instance__f32.html b/docs/DSP/html/structarm__pid__instance__f32.html
new file mode 100644
index 0000000..04a5386
--- /dev/null
+++ b/docs/DSP/html/structarm__pid__instance__f32.html
@@ -0,0 +1,264 @@
+
+
+
+
+
+arm_pid_instance_f32 Struct Reference
+CMSIS-DSP: arm_pid_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_pid_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point PID Control.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    float32_t A0
     
    float32_t A1
     
    float32_t A2
     
    float32_t state [3]
     
    float32_t Kp
     
    float32_t Ki
     
    float32_t Kd
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t arm_pid_instance_f32::A0
    
+
    
+
    The derived gain, A0 = Kp + Ki + Kd . 
    
+
+
    Referenced by arm_pid_f32(), and arm_pid_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t arm_pid_instance_f32::A1
    
+
    
+
    The derived gain, A1 = -Kp - 2Kd. 
    
+
+
    Referenced by arm_pid_f32(), and arm_pid_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t arm_pid_instance_f32::A2
    
+
    
+
    The derived gain, A2 = Kd . 
    
+
+
    Referenced by arm_pid_f32(), and arm_pid_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t arm_pid_instance_f32::Kd
    
+
    
+
    The derivative gain. 
    
+
+
    Referenced by arm_pid_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t arm_pid_instance_f32::Ki
    
+
    
+
    The integral gain. 
    
+
+
    Referenced by arm_pid_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t arm_pid_instance_f32::Kp
    
+
    
+
    The proportional gain. 
    
+
+
    Referenced by arm_pid_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t arm_pid_instance_f32::state[3]
    
+
    
+
    The state array of length 3. 
    
+
+
    Referenced by arm_pid_f32(), arm_pid_init_f32(), and arm_pid_reset_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__pid__instance__f32.js b/docs/DSP/html/structarm__pid__instance__f32.js
new file mode 100644
index 0000000..ab89568
--- /dev/null
+++ b/docs/DSP/html/structarm__pid__instance__f32.js
@@ -0,0 +1,10 @@
+var structarm__pid__instance__f32 =
+[
+    [ "A0", "structarm__pid__instance__f32.html#ad7b0bed64915d0a25a3409fa2dc45556", null ],
+    [ "A1", "structarm__pid__instance__f32.html#a7def89571c50f7137a213326a396e560", null ],
+    [ "A2", "structarm__pid__instance__f32.html#a155acf642ba2f521869f19d694cd7fa0", null ],
+    [ "Kd", "structarm__pid__instance__f32.html#ad5b68fbf84d16188ae4747ff91f6f088", null ],
+    [ "Ki", "structarm__pid__instance__f32.html#ac0feffde05fe391eeab3bf78e953830a", null ],
+    [ "Kp", "structarm__pid__instance__f32.html#aa9b9aa9e413c6cec376a9dddc9f01ebe", null ],
+    [ "state", "structarm__pid__instance__f32.html#afd394e1e52fb1d526aa472c83b8f2464", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__pid__instance__q15.html b/docs/DSP/html/structarm__pid__instance__q15.html
new file mode 100644
index 0000000..6d5bb67
--- /dev/null
+++ b/docs/DSP/html/structarm__pid__instance__q15.html
@@ -0,0 +1,262 @@
+
+
+
+
+
+arm_pid_instance_q15 Struct Reference
+CMSIS-DSP: arm_pid_instance_q15 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_pid_instance_q15 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q15 PID Control.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    q15_t A0
     
    q15_t A1
     
    q15_t A2
     
    q15_t state [3]
     
    q15_t Kp
     
    q15_t Ki
     
    q15_t Kd
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t arm_pid_instance_q15::A0
    
+
    
+
    The derived gain, A0 = Kp + Ki + Kd . 
    
+
+
    Referenced by arm_pid_init_q15(), and arm_pid_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t arm_pid_instance_q15::A1
    
+
    
+
+
    Referenced by arm_pid_init_q15(), and arm_pid_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t arm_pid_instance_q15::A2
    
+
    
+
+
    Referenced by arm_pid_init_q15(), and arm_pid_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t arm_pid_instance_q15::Kd
    
+
    
+
    The derivative gain. 
    
+
+
    Referenced by arm_pid_init_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t arm_pid_instance_q15::Ki
    
+
    
+
    The integral gain. 
    
+
+
    Referenced by arm_pid_init_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t arm_pid_instance_q15::Kp
    
+
    
+
    The proportional gain. 
    
+
+
    Referenced by arm_pid_init_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t arm_pid_instance_q15::state[3]
    
+
    
+
    The state array of length 3. 
    
+
+
    Referenced by arm_pid_init_q15(), arm_pid_q15(), and arm_pid_reset_q15().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__pid__instance__q15.js b/docs/DSP/html/structarm__pid__instance__q15.js
new file mode 100644
index 0000000..14094b9
--- /dev/null
+++ b/docs/DSP/html/structarm__pid__instance__q15.js
@@ -0,0 +1,10 @@
+var structarm__pid__instance__q15 =
+[
+    [ "A0", "structarm__pid__instance__q15.html#ad77f3a2823c7f96de42c92a3fbf3246b", null ],
+    [ "A1", "structarm__pid__instance__q15.html#ad8ac5ff736c0e51180398c31f777f18a", null ],
+    [ "A2", "structarm__pid__instance__q15.html#a33e8b4c2d3e24b8b494f6edca6a89c1b", null ],
+    [ "Kd", "structarm__pid__instance__q15.html#af5d4b53091f19eff7536636b7cc43111", null ],
+    [ "Ki", "structarm__pid__instance__q15.html#a0dcc19d5c8f7bc401acea9e8318cd777", null ],
+    [ "Kp", "structarm__pid__instance__q15.html#ad228aae24a1b6d855c93a8b9bbc1c4f1", null ],
+    [ "state", "structarm__pid__instance__q15.html#a4a3f0a878b5b6b055e3478a2f244cd30", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__pid__instance__q31.html b/docs/DSP/html/structarm__pid__instance__q31.html
new file mode 100644
index 0000000..072c342
--- /dev/null
+++ b/docs/DSP/html/structarm__pid__instance__q31.html
@@ -0,0 +1,264 @@
+
+
+
+
+
+arm_pid_instance_q31 Struct Reference
+CMSIS-DSP: arm_pid_instance_q31 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_pid_instance_q31 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q31 PID Control.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    q31_t A0
     
    q31_t A1
     
    q31_t A2
     
    q31_t state [3]
     
    q31_t Kp
     
    q31_t Ki
     
    q31_t Kd
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t arm_pid_instance_q31::A0
    
+
    
+
    The derived gain, A0 = Kp + Ki + Kd . 
    
+
+
    Referenced by arm_pid_init_q31(), and arm_pid_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t arm_pid_instance_q31::A1
    
+
    
+
    The derived gain, A1 = -Kp - 2Kd. 
    
+
+
    Referenced by arm_pid_init_q31(), and arm_pid_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t arm_pid_instance_q31::A2
    
+
    
+
    The derived gain, A2 = Kd . 
    
+
+
    Referenced by arm_pid_init_q31(), and arm_pid_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t arm_pid_instance_q31::Kd
    
+
    
+
    The derivative gain. 
    
+
+
    Referenced by arm_pid_init_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t arm_pid_instance_q31::Ki
    
+
    
+
    The integral gain. 
    
+
+
    Referenced by arm_pid_init_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t arm_pid_instance_q31::Kp
    
+
    
+
    The proportional gain. 
    
+
+
    Referenced by arm_pid_init_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t arm_pid_instance_q31::state[3]
    
+
    
+
    The state array of length 3. 
    
+
+
    Referenced by arm_pid_init_q31(), arm_pid_q31(), and arm_pid_reset_q31().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__pid__instance__q31.js b/docs/DSP/html/structarm__pid__instance__q31.js
new file mode 100644
index 0000000..3091ec3
--- /dev/null
+++ b/docs/DSP/html/structarm__pid__instance__q31.js
@@ -0,0 +1,10 @@
+var structarm__pid__instance__q31 =
+[
+    [ "A0", "structarm__pid__instance__q31.html#aa5332635ce9c7078cdb4c1ecf442eadd", null ],
+    [ "A1", "structarm__pid__instance__q31.html#a2f7492bd6fb92fae5e2de7fbbec39b0e", null ],
+    [ "A2", "structarm__pid__instance__q31.html#a3e34537c53af4f9ad7bfffa4dff27c82", null ],
+    [ "Kd", "structarm__pid__instance__q31.html#aab4ff371d14441df501f1169f71cbd17", null ],
+    [ "Ki", "structarm__pid__instance__q31.html#aa861d69fd398f29aa0b4b455a823ed72", null ],
+    [ "Kp", "structarm__pid__instance__q31.html#ac2410bf7f856d58dc1d773d4983cac8e", null ],
+    [ "state", "structarm__pid__instance__q31.html#a228e4a64da6014844a0a671a1fa391d4", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__rfft__fast__instance__f32.html b/docs/DSP/html/structarm__rfft__fast__instance__f32.html
new file mode 100644
index 0000000..ec17c97
--- /dev/null
+++ b/docs/DSP/html/structarm__rfft__fast__instance__f32.html
@@ -0,0 +1,196 @@
+
+
+
+
+
+arm_rfft_fast_instance_f32 Struct Reference
+CMSIS-DSP: arm_rfft_fast_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_rfft_fast_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point RFFT/RIFFT function.  
+
    
+
+
+
+
+
+
+
+
+
    
+Data Fields
    arm_cfft_instance_f32 Sint
     
    uint16_t fftLenRFFT
     
    float32_t * pTwiddleRFFT
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_rfft_fast_instance_f32::fftLenRFFT
    
+
    
+
    length of the real sequence 
    
+
+
    Referenced by arm_rfft_fast_f32(), and arm_rfft_fast_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_rfft_fast_instance_f32::pTwiddleRFFT
    
+
    
+
    Twiddle factors real stage 
    
+
+
    Referenced by arm_rfft_fast_init_f32(), merge_rfft_f32(), and stage_rfft_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    arm_cfft_instance_f32 arm_rfft_fast_instance_f32::Sint
    
+
    
+
    Internal CFFT structure. 
    
+
+
    Referenced by arm_rfft_fast_f32(), arm_rfft_fast_init_f32(), merge_rfft_f32(), and stage_rfft_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__rfft__fast__instance__f32.js b/docs/DSP/html/structarm__rfft__fast__instance__f32.js
new file mode 100644
index 0000000..3efa62c
--- /dev/null
+++ b/docs/DSP/html/structarm__rfft__fast__instance__f32.js
@@ -0,0 +1,6 @@
+var structarm__rfft__fast__instance__f32 =
+[
+    [ "fftLenRFFT", "structarm__rfft__fast__instance__f32.html#aef06ab665041ec36f5b25d464f0cab14", null ],
+    [ "pTwiddleRFFT", "structarm__rfft__fast__instance__f32.html#a9f30b04f163fabc1b24421d3c323d5fc", null ],
+    [ "Sint", "structarm__rfft__fast__instance__f32.html#a37419ababdfb3151b1891ae6bcd21012", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__rfft__instance__f32.html b/docs/DSP/html/structarm__rfft__instance__f32.html
new file mode 100644
index 0000000..5db52a8
--- /dev/null
+++ b/docs/DSP/html/structarm__rfft__instance__f32.html
@@ -0,0 +1,281 @@
+
+
+
+
+
+arm_rfft_instance_f32 Struct Reference
+CMSIS-DSP: arm_rfft_instance_f32 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_rfft_instance_f32 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the floating-point RFFT/RIFFT function.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint32_t fftLenReal
     
    uint16_t fftLenBy2
     
    uint8_t ifftFlagR
     
    uint8_t bitReverseFlagR
     
    uint32_t twidCoefRModifier
     
    float32_t * pTwiddleAReal
     
    float32_t * pTwiddleBReal
     
    arm_cfft_radix4_instance_f32 * pCfft
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_rfft_instance_f32::bitReverseFlagR
    
+
    
+
    flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. 
    
+
+
    Referenced by arm_rfft_f32(), and arm_rfft_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint16_t arm_rfft_instance_f32::fftLenBy2
    
+
    
+
    length of the complex FFT. 
    
+
+
    Referenced by arm_rfft_f32(), and arm_rfft_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint32_t arm_rfft_instance_f32::fftLenReal
    
+
    
+
    length of the real FFT. 
    
+
+
    Referenced by arm_rfft_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_rfft_instance_f32::ifftFlagR
    
+
    
+
    flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. 
    
+
+
    Referenced by arm_rfft_f32(), and arm_rfft_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    arm_cfft_radix4_instance_f32* arm_rfft_instance_f32::pCfft
    
+
    
+
    points to the complex FFT instance. 
    
+
+
    Referenced by arm_rfft_f32(), and arm_rfft_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_rfft_instance_f32::pTwiddleAReal
    
+
    
+
    points to the real twiddle factor table. 
    
+
+
    Referenced by arm_rfft_f32(), and arm_rfft_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    float32_t* arm_rfft_instance_f32::pTwiddleBReal
    
+
    
+
    points to the imag twiddle factor table. 
    
+
+
    Referenced by arm_rfft_f32(), and arm_rfft_init_f32().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint32_t arm_rfft_instance_f32::twidCoefRModifier
    
+
    
+
    twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. 
    
+
+
    Referenced by arm_rfft_f32(), and arm_rfft_init_f32().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__rfft__instance__f32.js b/docs/DSP/html/structarm__rfft__instance__f32.js
new file mode 100644
index 0000000..e5ab0e0
--- /dev/null
+++ b/docs/DSP/html/structarm__rfft__instance__f32.js
@@ -0,0 +1,11 @@
+var structarm__rfft__instance__f32 =
+[
+    [ "bitReverseFlagR", "structarm__rfft__instance__f32.html#ac342f3248157cbbd2f04a3c8ec9fc9eb", null ],
+    [ "fftLenBy2", "structarm__rfft__instance__f32.html#a075076e07ebb8521d8e3b49a31db6c57", null ],
+    [ "fftLenReal", "structarm__rfft__instance__f32.html#a4219d4669699e4efdcb150ed7a0d9a57", null ],
+    [ "ifftFlagR", "structarm__rfft__instance__f32.html#a5ee6d10a934ab4b666e0bb286c3d633f", null ],
+    [ "pCfft", "structarm__rfft__instance__f32.html#a9f47ba9f50c81e4445ae3827b981bc05", null ],
+    [ "pTwiddleAReal", "structarm__rfft__instance__f32.html#a534cc7e6e9b3e3dd022fad611c762142", null ],
+    [ "pTwiddleBReal", "structarm__rfft__instance__f32.html#a23543ecfd027fea2477fe1eea23c3c4d", null ],
+    [ "twidCoefRModifier", "structarm__rfft__instance__f32.html#aede85350fb5ae6baa1b3e8bfa15b18d6", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__rfft__instance__q15.html b/docs/DSP/html/structarm__rfft__instance__q15.html
new file mode 100644
index 0000000..395e2cd
--- /dev/null
+++ b/docs/DSP/html/structarm__rfft__instance__q15.html
@@ -0,0 +1,264 @@
+
+
+
+
+
+arm_rfft_instance_q15 Struct Reference
+CMSIS-DSP: arm_rfft_instance_q15 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_rfft_instance_q15 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q15 RFFT/RIFFT function.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint32_t fftLenReal
     
    uint8_t ifftFlagR
     
    uint8_t bitReverseFlagR
     
    uint32_t twidCoefRModifier
     
    q15_t * pTwiddleAReal
     
    q15_t * pTwiddleBReal
     
    const arm_cfft_instance_q15 * pCfft
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_rfft_instance_q15::bitReverseFlagR
    
+
    
+
    flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. 
    
+
+
    Referenced by arm_rfft_init_q15(), and arm_rfft_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint32_t arm_rfft_instance_q15::fftLenReal
    
+
    
+
    length of the real FFT. 
    
+
+
    Referenced by arm_rfft_init_q15(), and arm_rfft_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_rfft_instance_q15::ifftFlagR
    
+
    
+
    flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. 
    
+
+
    Referenced by arm_rfft_init_q15(), and arm_rfft_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    const arm_cfft_instance_q15* arm_rfft_instance_q15::pCfft
    
+
    
+
    points to the complex FFT instance. 
    
+
+
    Referenced by arm_rfft_init_q15(), and arm_rfft_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_rfft_instance_q15::pTwiddleAReal
    
+
    
+
    points to the real twiddle factor table. 
    
+
+
    Referenced by arm_rfft_init_q15(), and arm_rfft_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q15_t* arm_rfft_instance_q15::pTwiddleBReal
    
+
    
+
    points to the imag twiddle factor table. 
    
+
+
    Referenced by arm_rfft_init_q15(), and arm_rfft_q15().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint32_t arm_rfft_instance_q15::twidCoefRModifier
    
+
    
+
    twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. 
    
+
+
    Referenced by arm_rfft_init_q15(), and arm_rfft_q15().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__rfft__instance__q15.js b/docs/DSP/html/structarm__rfft__instance__q15.js
new file mode 100644
index 0000000..47afd81
--- /dev/null
+++ b/docs/DSP/html/structarm__rfft__instance__q15.js
@@ -0,0 +1,10 @@
+var structarm__rfft__instance__q15 =
+[
+    [ "bitReverseFlagR", "structarm__rfft__instance__q15.html#a4c65cd40e0098ec2f5c0dc31488b9bc6", null ],
+    [ "fftLenReal", "structarm__rfft__instance__q15.html#aac5cf9e825917cbb14f439e56bb86ab3", null ],
+    [ "ifftFlagR", "structarm__rfft__instance__q15.html#a8051ffe268c147e431e1bea7bb4c4258", null ],
+    [ "pCfft", "structarm__rfft__instance__q15.html#a4329c15b056444746d37ff082a24d31a", null ],
+    [ "pTwiddleAReal", "structarm__rfft__instance__q15.html#affbf2de522ac029432d98e8373c0ec53", null ],
+    [ "pTwiddleBReal", "structarm__rfft__instance__q15.html#a937d815022adc557b435ba8c6cd58b0d", null ],
+    [ "twidCoefRModifier", "structarm__rfft__instance__q15.html#afd444d05858c5f419980e94e8240d5c3", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/structarm__rfft__instance__q31.html b/docs/DSP/html/structarm__rfft__instance__q31.html
new file mode 100644
index 0000000..44a91da
--- /dev/null
+++ b/docs/DSP/html/structarm__rfft__instance__q31.html
@@ -0,0 +1,264 @@
+
+
+
+
+
+arm_rfft_instance_q31 Struct Reference
+CMSIS-DSP: arm_rfft_instance_q31 Struct Reference
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+
    
+
+ 
+ 
+  
+  
+ 
+ 
+
    
+   
    CMSIS-DSP
+    Version 1.5.2
+   
    
+   
    CMSIS DSP Software Library
    
+  
    
+
    
+
+
    
+    
      
+      
+	  
    
+
    
+
+
+  
+  
+
    
+
    
+  
+  
    
+  
    
+
    
+
+
    
+
+
+
+
+
    
+
+
    
+
+
    
+  
    
+Data Fields  
    
+  
    
+
    arm_rfft_instance_q31 Struct Reference
      
    
+
    
+
    
+
+
    Instance structure for the Q31 RFFT/RIFFT function.  
+
    
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
    
+Data Fields
    uint32_t fftLenReal
     
    uint8_t ifftFlagR
     
    uint8_t bitReverseFlagR
     
    uint32_t twidCoefRModifier
     
    q31_t * pTwiddleAReal
     
    q31_t * pTwiddleBReal
     
    const arm_cfft_instance_q31 * pCfft
     
    
+
    Field Documentation
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_rfft_instance_q31::bitReverseFlagR
    
+
    
+
    flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. 
    
+
+
    Referenced by arm_rfft_init_q31(), and arm_rfft_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint32_t arm_rfft_instance_q31::fftLenReal
    
+
    
+
    length of the real FFT. 
    
+
+
    Referenced by arm_rfft_init_q31(), and arm_rfft_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint8_t arm_rfft_instance_q31::ifftFlagR
    
+
    
+
    flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. 
    
+
+
    Referenced by arm_rfft_init_q31(), and arm_rfft_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    const arm_cfft_instance_q31* arm_rfft_instance_q31::pCfft
    
+
    
+
    points to the complex FFT instance. 
    
+
+
    Referenced by arm_rfft_init_q31(), and arm_rfft_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_rfft_instance_q31::pTwiddleAReal
    
+
    
+
    points to the real twiddle factor table. 
    
+
+
    Referenced by arm_rfft_init_q31(), and arm_rfft_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    q31_t* arm_rfft_instance_q31::pTwiddleBReal
    
+
    
+
    points to the imag twiddle factor table. 
    
+
+
    Referenced by arm_rfft_init_q31(), and arm_rfft_q31().
    
+
+
    
+
    
+
+
    
+
    
+      
+        
+          
+        
+      
    uint32_t arm_rfft_instance_q31::twidCoefRModifier
    
+
    
+
    twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. 
    
+
+
    Referenced by arm_rfft_init_q31(), and arm_rfft_q31().
    
+
+
    
+
    
+
    
+
    
+
+
+
+
diff --git a/docs/DSP/html/structarm__rfft__instance__q31.js b/docs/DSP/html/structarm__rfft__instance__q31.js
new file mode 100644
index 0000000..ac261d5
--- /dev/null
+++ b/docs/DSP/html/structarm__rfft__instance__q31.js
@@ -0,0 +1,10 @@
+var structarm__rfft__instance__q31 =
+[
+    [ "bitReverseFlagR", "structarm__rfft__instance__q31.html#a3cb90cdc928a88b0203917dcb3dc1b71", null ],
+    [ "fftLenReal", "structarm__rfft__instance__q31.html#af777b0cadd5abaf064323692c2e6693b", null ],
+    [ "ifftFlagR", "structarm__rfft__instance__q31.html#af5c2615e6cde15524df38fa57ea32d94", null ],
+    [ "pCfft", "structarm__rfft__instance__q31.html#a8fe10d425b59e096c23aa4bb5caa1974", null ],
+    [ "pTwiddleAReal", "structarm__rfft__instance__q31.html#a2a0c944e66bab92fcbe19d1c29153250", null ],
+    [ "pTwiddleBReal", "structarm__rfft__instance__q31.html#ae5070be4c2e0327e618f5e1f4c5b9d80", null ],
+    [ "twidCoefRModifier", "structarm__rfft__instance__q31.html#a6fc90252b579f7c29e01bd279334fc43", null ]
+];
\ No newline at end of file
diff --git a/docs/DSP/html/sync_off.png b/docs/DSP/html/sync_off.png
new file mode 100644
index 0000000..3b443fc
Binary files /dev/null and b/docs/DSP/html/sync_off.png differ
diff --git a/docs/DSP/html/sync_on.png b/docs/DSP/html/sync_on.png
new file mode 100644
index 0000000..e08320f
Binary files /dev/null and b/docs/DSP/html/sync_on.png differ
diff --git a/docs/DSP/html/tab_a.png b/docs/DSP/html/tab_a.png
new file mode 100644
index 0000000..3b725c4
Binary files /dev/null and b/docs/DSP/html/tab_a.png differ
diff --git a/docs/DSP/html/tab_b.png b/docs/DSP/html/tab_b.png
new file mode 100644
index 0000000..e2b4a86
Binary files /dev/null and b/docs/DSP/html/tab_b.png differ
diff --git a/docs/DSP/html/tab_h.png b/docs/DSP/html/tab_h.png
new file mode 100644
index 0000000..fd5cb70
Binary files /dev/null and b/docs/DSP/html/tab_h.png differ
diff --git a/docs/DSP/html/tab_s.png b/docs/DSP/html/tab_s.png
new file mode 100644
index 0000000..ab478c9
Binary files /dev/null and b/docs/DSP/html/tab_s.png differ
diff --git a/docs/DSP/html/tab_topnav.png b/docs/DSP/html/tab_topnav.png
new file mode 100644
index 0000000..b257b77
Binary files /dev/null and b/docs/DSP/html/tab_topnav.png differ
diff --git a/docs/DSP/html/tabs.css b/docs/DSP/html/tabs.css
new file mode 100644
index 0000000..ffbab50
--- /dev/null
+++ b/docs/DSP/html/tabs.css
@@ -0,0 +1,71 @@
+.tabs, .tabs1, .tabs2, .tabs3 {
+    background-image: url('tab_b.png');
+    width: 100%;
+    z-index: 101;
+    font-size: 10px;
+}
+
+.tabs1 {
+    background-image: url('tab_topnav.png');
+    font-size: 12px;
+}
+
+.tabs2 {
+    font-size: 10px;
+}
+.tabs3 {
+    font-size: 9px;
+}
+
+.tablist {
+    margin: 0;
+    padding: 0;
+    display: table;
+    line-height: 24px;
+}
+
+.tablist li {
+    float: left;
+    display: table-cell;
+    background-image: url('tab_b.png');
+    list-style: none;
+}
+
+.tabs1 .tablist li {
+    float: left;
+    display: table-cell;
+    background-image: url('tab_topnav.png');
+    list-style: none;
+}
+
+.tablist a {
+    display: block;
+    padding: 0 20px;
+    font-weight: bold;
+    background-image:url('tab_s.png');
+    background-repeat:no-repeat;
+    background-position:right;
+    color: #283A5D;
+    text-shadow: 0px 1px 1px rgba(255, 255, 255, 0.9);
+    text-decoration: none;
+    outline: none;
+}
+
+.tabs3 .tablist a {
+    padding: 0 10px;
+}
+
+.tablist a:hover {
+    background-image: url('tab_h.png');
+    background-repeat:repeat-x;
+    color: #fff;
+    text-shadow: 0px 1px 1px rgba(0, 0, 0, 1.0);
+    text-decoration: none;
+}
+
+.tablist li.current a {
+    background-image: url('tab_a.png');
+    background-repeat:repeat-x;
+    color: #fff;
+    text-shadow: 0px 1px 1px rgba(0, 0, 0, 1.0);
+}
-- 
cgit