From 9f95ff5b6ba01db09552b84a0ab79607060a2666 Mon Sep 17 00:00:00 2001 From: Ali Labbene Date: Wed, 11 Dec 2019 08:59:21 +0100 Subject: Official ARM version: v5.4.0 Add CMSIS V5.4.0, please refer to index.html available under \docs folder. Note: content of \CMSIS\Core\Include has been copied under \Include to keep the same structure used in existing projects, and thus avoid projects mass update Note: the following components have been removed from ARM original delivery (as not used in ST packages) - CMSIS_EW2018.pdf - .gitattributes - .gitignore - \Device - \CMSIS - \CoreValidation - \DAP - \Documentation - \DoxyGen - \Driver - \Pack - \RTOS\CMSIS_RTOS_Tutorial.pdf - \RTOS\RTX - \RTOS\Template - \RTOS2\RTX - \Utilities - All ARM/GCC projects files are deleted from \DSP, \RTOS and \RTOS2 Change-Id: Ia026c3f0f0d016627a4fb5a9032852c33d24b4d3 --- docs/DAP/html/group__DAP__TransferBlock.html | 183 +++++++++++++++++++++++++++ 1 file changed, 183 insertions(+) create mode 100644 docs/DAP/html/group__DAP__TransferBlock.html (limited to 'docs/DAP/html/group__DAP__TransferBlock.html') diff --git a/docs/DAP/html/group__DAP__TransferBlock.html b/docs/DAP/html/group__DAP__TransferBlock.html new file mode 100644 index 0000000..4c00898 --- /dev/null +++ b/docs/DAP/html/group__DAP__TransferBlock.html @@ -0,0 +1,183 @@ + + + + + +DAP_TransferBlock +CMSIS-DAP: DAP_TransferBlock + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DAP +  Version 2.0.0 +
+
Interface Firmware for CoreSight Debug Access Port
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
DAP_TransferBlock
Transfer Commands
+
+
+ +

Read/Write a block of data from/to a single register. +More...

+

Read/Write a block of data from/to a single register.

+

The DAP_TransferBlock Command read or write a data block to the same CoreSight register. A data block are multiple 32-bit values which are read or written from/to the same CoreSight register. The CoreSight register is addressed with DPBANKSEL/APBANKSEL and address lines A2, A3 (A0 = 0 and A1 = 0). The command can execute several read/write operations to a single DP/AP register.

+

The data transfer is aborted on a communication error:

+
    +
  • Protocol Error
    • +
  • Target FAULT response
    • +
  • Target WAIT responses exceed configured value
    • +
+

DAP_TransferBlock Command:

+
| BYTE | BYTE *****| SHORT**********| BYTE *************| WORD *********|
+
> 0x06 | DAP Index | Transfer Count | Transfer Request | Transfer Data |
+
|******|***********|****************|*******************|+++++++++++++++|
+
    +
  • DAP Index: Zero based device index of the selected JTAG device. For SWD mode the value is ignored.
    • +
  • Transfer Count: Number of transfers: 1 .. 65535.
    • +
  • Transfer Request: Contains information about requested access from host
      +
    • Bit 0: APnDP: 0 = DP (Debug Port), 1 = AP (Access Port)
      • +
    • Bit 1: RnW: 0 = Write Register, 1 = Read Register
      • +
    • Bit 2: A2 := Register Address bit 2
      • +
    • Bit 3: A3 := Register Address bit 3
      • +
    +
    • +
  • Transfer Data: register values
      +
    • for Write Register transfer request: the register values written to the CoreSight register.
      • +
    • no data is sent for Read Register operations.
      • +
    +
    • +
+

DAP_TransferBlock Response:

+
| BYTE | SHORT *********| BYTE *************| WORD *********|
+
< 0x06 | Transfer Count | Transfer Response | Transfer Data |
+
|******|****************|*******************|+++++++++++++++|
+
    +
  • DAP Index: Zero based device index of the selected JTAG device. For SWD mode the value is ignored.
    • +
  • Transfer Count: Number of transfers (1 .. 65535) that are executed.
    • +
  • Transfer Response: Contains information about last response from target
      +
    • Bit 2..0: ACK (Acknowledge) value:
        +
      • 1 = OK (for SWD protocol), OK or FAULT (for JTAG protocol),
        • +
      • 2 = WAIT
        • +
      • 4 = FAULT
        • +
      • 7 = NO_ACK (no response from target)
        • +
      +
      • +
    • Bit 3: Protocol Error (SWD)
      • +
    +
    • +
  • Transfer Data: register values
      +
    • no data is receive for Write Register operations.
      • +
    • for Read Register transfer request: the register values read from CoreSight register.
      • +
    +
    • +
+
+
+ + + + -- cgit