From 9f95ff5b6ba01db09552b84a0ab79607060a2666 Mon Sep 17 00:00:00 2001 From: Ali Labbene Date: Wed, 11 Dec 2019 08:59:21 +0100 Subject: Official ARM version: v5.4.0 Add CMSIS V5.4.0, please refer to index.html available under \docs folder. Note: content of \CMSIS\Core\Include has been copied under \Include to keep the same structure used in existing projects, and thus avoid projects mass update Note: the following components have been removed from ARM original delivery (as not used in ST packages) - CMSIS_EW2018.pdf - .gitattributes - .gitignore - \Device - \CMSIS - \CoreValidation - \DAP - \Documentation - \DoxyGen - \Driver - \Pack - \RTOS\CMSIS_RTOS_Tutorial.pdf - \RTOS\RTX - \RTOS\Template - \RTOS2\RTX - \Utilities - All ARM/GCC projects files are deleted from \DSP, \RTOS and \RTOS2 Change-Id: Ia026c3f0f0d016627a4fb5a9032852c33d24b4d3 --- docs/DAP/html/group__DAP__SWD__Configure.html | 152 ++++++++++++++++++++++++++ 1 file changed, 152 insertions(+) create mode 100644 docs/DAP/html/group__DAP__SWD__Configure.html (limited to 'docs/DAP/html/group__DAP__SWD__Configure.html') diff --git a/docs/DAP/html/group__DAP__SWD__Configure.html b/docs/DAP/html/group__DAP__SWD__Configure.html new file mode 100644 index 0000000..f91a439 --- /dev/null +++ b/docs/DAP/html/group__DAP__SWD__Configure.html @@ -0,0 +1,152 @@ + + + + + +DAP_SWD_Configure +CMSIS-DAP: DAP_SWD_Configure + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-DAP +  Version 2.0.0 +
+
Interface Firmware for CoreSight Debug Access Port
+
+
+ +
+
    + +
+
+ + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+
DAP_SWD_Configure
SWD Commands
+
+
+ +

Configure SWD Protocol. +More...

+

Configure SWD Protocol.

+

The DAP_SWD_Configure Command sets the SWD protocol configuration. For more information about the SWD protocol refer to the Arm Debug Interface v5 - Interface Specification.

+

DAP_SWD_Configure Command:

+
| BYTE | BYTE *********|
+
> 0x13 | Configuration |
+
|******|***************|
+
    +
  • Configuration: Contains information about SWD specific features
    +
      +
    • Bit 1 .. 0: Turnaround clock period of the SWD device (should be identical with the WCR [Write Control Register] value of the target): 0 = 1 clock cycle (default), 1 = 2 clock cycles, 2 = 3 clock cycles, 3 = 4 clock cycles.
      • +
    • Bit 2: DataPhase: 0 = Do not generate Data Phase on WAIT/FAULT (default), 1 = Always generate Data Phase (also on WAIT/FAULT; Required for Sticky Overrun behavior).
      • +
    +
    • +
+

DAP_SWD_Configure Response:

+
| BYTE | BYTE **|
+
< 0x13 | Status |
+
|******|********|
+
+
+
+ + + + -- cgit