From 9f95ff5b6ba01db09552b84a0ab79607060a2666 Mon Sep 17 00:00:00 2001 From: Ali Labbene Date: Wed, 11 Dec 2019 08:59:21 +0100 Subject: Official ARM version: v5.4.0 Add CMSIS V5.4.0, please refer to index.html available under \docs folder. Note: content of \CMSIS\Core\Include has been copied under \Include to keep the same structure used in existing projects, and thus avoid projects mass update Note: the following components have been removed from ARM original delivery (as not used in ST packages) - CMSIS_EW2018.pdf - .gitattributes - .gitignore - \Device - \CMSIS - \CoreValidation - \DAP - \Documentation - \DoxyGen - \Driver - \Pack - \RTOS\CMSIS_RTOS_Tutorial.pdf - \RTOS\RTX - \RTOS\Template - \RTOS2\RTX - \Utilities - All ARM/GCC projects files are deleted from \DSP, \RTOS and \RTOS2 Change-Id: Ia026c3f0f0d016627a4fb5a9032852c33d24b4d3 --- docs/Core_A/html/unionCPSR__Type.html | 401 ++++++++++++++++++++++++++++++++++ 1 file changed, 401 insertions(+) create mode 100644 docs/Core_A/html/unionCPSR__Type.html (limited to 'docs/Core_A/html/unionCPSR__Type.html') diff --git a/docs/Core_A/html/unionCPSR__Type.html b/docs/Core_A/html/unionCPSR__Type.html new file mode 100644 index 0000000..b55576f --- /dev/null +++ b/docs/Core_A/html/unionCPSR__Type.html @@ -0,0 +1,401 @@ + + + + + +CPSR_Type Struct Reference +CMSIS-Core (Cortex-A): CPSR_Type Struct Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-Core (Cortex-A) +  Version 1.1.2 +
+
CMSIS-Core support for Cortex-A processor-based devices
+
+
+ +
+
    + +
+
+ + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+ +
+
CPSR_Type Struct Reference
+
+
+ +

Bit field declaration for CPSR layout. +

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Data Fields

struct {
   uint32_t   M:5
 bit: 0.. 4 Mode field More...
 
   uint32_t   T:1
 bit: 5 Thumb execution state bit More...
 
   uint32_t   F:1
 bit: 6 FIQ mask bit More...
 
   uint32_t   I:1
 bit: 7 IRQ mask bit More...
 
   uint32_t   A:1
 bit: 8 Asynchronous abort mask bit More...
 
   uint32_t   E:1
 bit: 9 Endianness execution state bit More...
 
   uint32_t   IT1:6
 bit: 10..15 If-Then execution state bits 2-7 More...
 
   uint32_t   GE:4
 bit: 16..19 Greater than or Equal flags More...
 
   uint32_t   J:1
 bit: 24 Jazelle bit More...
 
   uint32_t   IT0:2
 bit: 25..26 If-Then execution state bits 0-1 More...
 
   uint32_t   Q:1
 bit: 27 Saturation condition flag More...
 
   uint32_t   V:1
 bit: 28 Overflow condition code flag More...
 
   uint32_t   C:1
 bit: 29 Carry condition code flag More...
 
   uint32_t   Z:1
 bit: 30 Zero condition code flag More...
 
   uint32_t   N:1
 bit: 31 Negative condition code flag More...
 
b
 Structure used for bit access. More...
 
uint32_t w
 Type used for word access. More...
 
+

Field Documentation

+ +
+
+ + + + +
uint32_t CPSR_Type::A
+
+ +
+
+ +
+
+ + + + +
struct { ... } CPSR_Type::b
+
+ +
+
+ +
+
+ + + + +
uint32_t CPSR_Type::C
+
+ +
+
+ +
+
+ + + + +
uint32_t CPSR_Type::E
+
+ +
+
+ +
+
+ + + + +
uint32_t CPSR_Type::F
+
+ +
+
+ +
+
+ + + + +
uint32_t CPSR_Type::GE
+
+ +
+
+ +
+
+ + + + +
uint32_t CPSR_Type::I
+
+ +
+
+ +
+
+ + + + +
uint32_t CPSR_Type::IT0
+
+ +
+
+ +
+
+ + + + +
uint32_t CPSR_Type::IT1
+
+ +
+
+ +
+
+ + + + +
uint32_t CPSR_Type::J
+
+ +
+
+ +
+
+ + + + +
uint32_t CPSR_Type::M
+
+ +
+
+ +
+
+ + + + +
uint32_t CPSR_Type::N
+
+ +
+
+ +
+
+ + + + +
uint32_t CPSR_Type::Q
+
+ +
+
+ +
+
+ + + + +
uint32_t CPSR_Type::T
+
+ +
+
+ +
+
+ + + + +
uint32_t CPSR_Type::V
+
+ +
+
+ +
+
+ + + + +
uint32_t CPSR_Type::w
+
+ +
+
+ +
+
+ + + + +
uint32_t CPSR_Type::Z
+
+ +
+
+
+
+ + + + -- cgit