From 9f95ff5b6ba01db09552b84a0ab79607060a2666 Mon Sep 17 00:00:00 2001 From: Ali Labbene Date: Wed, 11 Dec 2019 08:59:21 +0100 Subject: Official ARM version: v5.4.0 Add CMSIS V5.4.0, please refer to index.html available under \docs folder. Note: content of \CMSIS\Core\Include has been copied under \Include to keep the same structure used in existing projects, and thus avoid projects mass update Note: the following components have been removed from ARM original delivery (as not used in ST packages) - CMSIS_EW2018.pdf - .gitattributes - .gitignore - \Device - \CMSIS - \CoreValidation - \DAP - \Documentation - \DoxyGen - \Driver - \Pack - \RTOS\CMSIS_RTOS_Tutorial.pdf - \RTOS\RTX - \RTOS\Template - \RTOS2\RTX - \Utilities - All ARM/GCC projects files are deleted from \DSP, \RTOS and \RTOS2 Change-Id: Ia026c3f0f0d016627a4fb5a9032852c33d24b4d3 --- docs/Core_A/html/unionCNTP__CTL__Type.html | 279 +++++++++++++++++++++++++++++ 1 file changed, 279 insertions(+) create mode 100644 docs/Core_A/html/unionCNTP__CTL__Type.html (limited to 'docs/Core_A/html/unionCNTP__CTL__Type.html') diff --git a/docs/Core_A/html/unionCNTP__CTL__Type.html b/docs/Core_A/html/unionCNTP__CTL__Type.html new file mode 100644 index 0000000..481325a --- /dev/null +++ b/docs/Core_A/html/unionCNTP__CTL__Type.html @@ -0,0 +1,279 @@ + + + + + +CNTP_CTL_Type Union Reference +CMSIS-Core (Cortex-A): CNTP_CTL_Type Union Reference + + + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-Core (Cortex-A) +  Version 1.1.2 +
+
CMSIS-Core support for Cortex-A processor-based devices
+
+
+ +
+
    + +
+
+ + + + +
+
+ +
+
+
+ +
+ + + + +
+ +
+ +
+
+Data Fields
+
+
CNTP_CTL_Type Union Reference
Generic Physical Timer Functions
+
+
+ +

Physical Timer Control register. +

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

+Data Fields

struct {
   uint32_t   ENABLE:1
 bit: 0 Enables the timer. More...
 
   uint32_t   IMASK:1
 bit: 1 Timer output signal mask bit. More...
 
   uint32_t   ISTATUS:1
 bit: 2 The status of the timer. More...
 
   uint32_t   _reserved0:29
 bit: 3..31 Reserved More...
 
} b
 Structure used for bit access. More...
 
uint32_t w
 Type used for word access. More...
 
struct {
   uint32_t   ENABLE:1
 bit: 0 Enables the timer. More...
 
   uint32_t   IMASK:1
 bit: 1 Timer output signal mask bit. More...
 
   uint32_t   ISTATUS:1
 bit: 2 The status of the timer. More...
 
} b
 Structure used for bit access. More...
 
+

Field Documentation

+ +
+
+ + + + +
uint32_t CNTP_CTL_Type::_reserved0
+
+ +
+
+ +
+
+ + + + +
struct { ... } CNTP_CTL_Type::b
+
+ +
+
+ +
+
+ + + + +
struct { ... } CNTP_CTL_Type::b
+
+ +
+
+ +
+
+ + + + +
uint32_t CNTP_CTL_Type::ENABLE
+
+

Enables the timer.

+

Permitted values are:

+
    +
  • 0 - Timer disabled.
    • +
  • 1 - Timer enabled.
    • +
+ +
+
+ +
+
+ + + + +
uint32_t CNTP_CTL_Type::IMASK
+
+

Timer output signal mask bit.

+

Permitted values are:

+
    +
  • 0 - Timer output signal is not masked.
    • +
  • 1 - Timer output signal is masked.
    • +
+ +
+
+ +
+
+ + + + +
uint32_t CNTP_CTL_Type::ISTATUS
+
+

The status of the timer.

+

This bit indicates whether the timer condition is asserted:

+
    +
  • 0 - Timer condition is not asserted.
    • +
  • 1 - Timer condition is asserted.
    • +
+ +
+
+ +
+
+ + + + +
uint32_t CNTP_CTL_Type::w
+
+ +
+
+
+
+ + + + -- cgit