From 76177aa280494bb36d7a0bcbda1078d4db717020 Mon Sep 17 00:00:00 2001 From: Ali Labbene Date: Mon, 9 Dec 2019 11:25:19 +0100 Subject: Official ARM version: v4.5 --- Documentation/RTOS/html/index.html | 148 +++++++++++++++++++++++++++++++++++++ 1 file changed, 148 insertions(+) create mode 100644 Documentation/RTOS/html/index.html (limited to 'Documentation/RTOS/html/index.html') diff --git a/Documentation/RTOS/html/index.html b/Documentation/RTOS/html/index.html new file mode 100644 index 0000000..e9c7e27 --- /dev/null +++ b/Documentation/RTOS/html/index.html @@ -0,0 +1,148 @@ + + + + + +Overview +CMSIS-RTOS: Overview + + + + + + + + + + + + +
+
+ + + + + + + +
+
CMSIS-RTOS +  Version 1.02 +
+
CMSIS-RTOS API: Generic RTOS interface for Cortex-M processor-based devices.
+
+
+ +
+
    + +
+
+ + +
+
+ +
+
+
+ +
+
+
+
Overview
+
+
+

The CMSIS-RTOS API is a generic RTOS interface for ARM® Cortex®-M processor-based devices. CMSIS-RTOS provides a standardized API for software components that require RTOS functionality and gives therefore serious benefits to the users and the software industry.

+
    +
  • CMSIS-RTOS provides basic features that are required in many applications or technologies such as UML or Java (JVM).
    • +
  • The unified feature set of the CMSIS-RTOS API simplifies sharing of software components and reduces learning efforts.
    • +
  • Middleware components that use the CMSIS-RTOS API are RTOS agnostic. CMSIS-RTOS compliant middleware is easier to adapt.
    • +
  • Standard project templates (such as motor control) of the CMSIS-RTOS API may be shipped with freely available CMSIS-RTOS implementations.
    • +
+
Note
The CMSIS-RTOS API defines a minimum feature set. Implementations with extended features may be provided by RTOS vendors.
+
+API_Structure.png +
+CMSIS-RTOS API Structure
+

A typical CMSIS-RTOS API implementation interfaces to an existing real-time Kernel. The CMSIS-RTOS API provides the following attributes and functionalities:

+
    +
  • Function names, identifiers, and parameters are descriptive and easy to understand. The functions are powerful and flexible which reduces the number of functions exposed to the user.
    • +
  • Thread Management allows you to define, create, and control threads.
    • +
  • Interrupt Service Routines (ISR) can call some CMSIS-RTOS functions. When a CMSIS-RTOS function cannot be called from ISR context, it rejects the invocation.
    • +
  • Three different thread event types support communication between multiple threads and/or ISR:
      +
    • Signal: is a flag that may be used to indicate specific conditions to a thread. Signals can be modified in an ISR or set from other threads.
      • +
    • Message: is a 32-bit value that can be sent to a thread or an ISR. Messages are buffered in a queue. The message type and queue size is defined in a descriptor.
      • +
    • Mail: is a fixed-size memory block that can be sent to a thread or an ISR. Mails are buffered in a queue and memory allocation is provided. The mail type and queue size is defined in a descriptor.
      • +
    +
    • +
  • Mutexes and Semaphores are incorporated.
    • +
  • CPU time can be schedule with the following functionalities:
      +
    • A timeout parameter is incorporated in many CMSIS-RTOS functions to avoid system lockup. When a timeout is specified, the system waits until a resource is available or an event occurs. While waiting, other threads are scheduled.
      • +
    • The osDelay function puts a thread into the state WAITING for a specified period of time.
      • +
    • The generic osWait function waits for events that are assigned to a thread.
      • +
    • The osThreadYield provides co-operative thread switching and passes execution to another thread of the same priority.
      • +
    +
    • +
+

The CMSIS-RTOS API is designed to optionally incorporate multi-processor systems and/or access protection via the Cortex-M Memory Protection Unit (MPU).

+

In some RTOS implementations threads may execute on different processors and Mail and Message queues can therefore reside in shared memory resources.

+

The CMSIS-RTOS API encourages the software industry to evolve existing RTOS implementations. Kernel objects are defined and accessed using macros. This allows differentiation. RTOS implementations can be different and optimized in various aspects towards the Cortex-M processors. Optional features may be for example

+
    +
  • Generic wait function; i.e. with support of time intervals.
    • +
  • Support of the Cortex-M Memory Protection Unit (MPU).
    • +
  • Zero-copy mail queue.
    • +
  • Support of multi-processor systems.
    • +
  • Support of a DMA controller.
    • +
  • Deterministic context switching.
    • +
  • Round-robin context switching.
    • +
  • Deadlock avoidance, for example with priority inversion.
    • +
  • Zero interrupt latency by using the Cortex-M3/M4 instructions LDEX and STEX.
    • +
+
+

CMSIS-RTOS in ARM::CMSIS Pack

+

The following files relevant to CMSIS-RTOS are present in the ARM::CMSIS Pack directories:

+ + + + + + + +
File/Folder Content
CMSIS\Documentation\RTOS This documentation
CMSIS\RTOS\Template Header File Template: cmsis_os.h
+
+
+
+ + + + -- cgit