From 9f95ff5b6ba01db09552b84a0ab79607060a2666 Mon Sep 17 00:00:00 2001 From: Ali Labbene Date: Wed, 11 Dec 2019 08:59:21 +0100 Subject: Official ARM version: v5.4.0 Add CMSIS V5.4.0, please refer to index.html available under \docs folder. Note: content of \CMSIS\Core\Include has been copied under \Include to keep the same structure used in existing projects, and thus avoid projects mass update Note: the following components have been removed from ARM original delivery (as not used in ST packages) - CMSIS_EW2018.pdf - .gitattributes - .gitignore - \Device - \CMSIS - \CoreValidation - \DAP - \Documentation - \DoxyGen - \Driver - \Pack - \RTOS\CMSIS_RTOS_Tutorial.pdf - \RTOS\RTX - \RTOS\Template - \RTOS2\RTX - \Utilities - All ARM/GCC projects files are deleted from \DSP, \RTOS and \RTOS2 Change-Id: Ia026c3f0f0d016627a4fb5a9032852c33d24b4d3 --- Documentation/Core/html/search/all_72.js | 32 -------------------------------- 1 file changed, 32 deletions(-) delete mode 100644 Documentation/Core/html/search/all_72.js (limited to 'Documentation/Core/html/search/all_72.js') diff --git a/Documentation/Core/html/search/all_72.js b/Documentation/Core/html/search/all_72.js deleted file mode 100644 index 6497317..0000000 --- a/Documentation/Core/html/search/all_72.js +++ /dev/null @@ -1,32 +0,0 @@ -var searchData= -[ - ['revision_20history_20of_20cmsis_2dcore',['Revision History of CMSIS-CORE',['../core_revision_history.html',1,'']]], - ['rasr',['RASR',['../struct_m_p_u___type.html#a9236c629b7cf86f8bd2459c610fdf715',1,'MPU_Type']]], - ['rasr_5fa1',['RASR_A1',['../struct_m_p_u___type.html#ab5a224ccd12ac55ddfe11d9eca42de48',1,'MPU_Type']]], - ['rasr_5fa2',['RASR_A2',['../struct_m_p_u___type.html#ac60e0919871b66446a039838bcaaec3b',1,'MPU_Type']]], - ['rasr_5fa3',['RASR_A3',['../struct_m_p_u___type.html#a9c0b2d3e3e16bb4e7dfa069652d5a155',1,'MPU_Type']]], - ['rbar',['RBAR',['../struct_m_p_u___type.html#ac953770d38a7d322b971d93eb8a5b062',1,'MPU_Type']]], - ['rbar_5fa1',['RBAR_A1',['../struct_m_p_u___type.html#a13d69b9bea12861383f3a62764b02f63',1,'MPU_Type']]], - ['rbar_5fa2',['RBAR_A2',['../struct_m_p_u___type.html#a57dc551614932150e684fcc60590c2c4',1,'MPU_Type']]], - ['rbar_5fa3',['RBAR_A3',['../struct_m_p_u___type.html#a345911aabecd1f7d93a1bff7738b0d86',1,'MPU_Type']]], - ['ref_5fcm4_5fsimd_2etxt',['Ref_cm4_simd.txt',['../_ref__cm4__simd_8txt.html',1,'']]], - ['ref_5fcminstr_2etxt',['Ref_cmInstr.txt',['../_ref__cm_instr_8txt.html',1,'']]], - ['ref_5fcorereg_2etxt',['Ref_CoreReg.txt',['../_ref___core_reg_8txt.html',1,'']]], - ['ref_5fdatastructs_2etxt',['Ref_DataStructs.txt',['../_ref___data_structs_8txt.html',1,'']]], - ['ref_5fdebug_2etxt',['Ref_Debug.txt',['../_ref___debug_8txt.html',1,'']]], - ['ref_5fnvic_2etxt',['Ref_NVIC.txt',['../_ref___n_v_i_c_8txt.html',1,'']]], - ['ref_5fperipheral_2etxt',['Ref_Peripheral.txt',['../_ref___peripheral_8txt.html',1,'']]], - ['ref_5fsystemandclock_2etxt',['Ref_SystemAndClock.txt',['../_ref___system_and_clock_8txt.html',1,'']]], - ['ref_5fsystick_2etxt',['Ref_Systick.txt',['../_ref___systick_8txt.html',1,'']]], - ['regmap_5fcmsis2arm_5fdoc_2etxt',['RegMap_CMSIS2ARM_Doc.txt',['../_reg_map___c_m_s_i_s2_a_r_m___doc_8txt.html',1,'']]], - ['register_20mapping',['Register Mapping',['../_reg_map_pg.html',1,'']]], - ['reserved0',['RESERVED0',['../struct_n_v_i_c___type.html#a2de17698945ea49abd58a2d45bdc9c80',1,'NVIC_Type::RESERVED0()'],['../struct_s_c_b___type.html#ac89a5d9901e3748d22a7090bfca2bee6',1,'SCB_Type::RESERVED0()'],['../struct_s_cn_s_c_b___type.html#afe1d5fd2966d5062716613b05c8d0ae1',1,'SCnSCB_Type::RESERVED0()'],['../struct_i_t_m___type.html#a2c5ae30385b5f370d023468ea9914c0e',1,'ITM_Type::RESERVED0()'],['../struct_f_p_u___type.html#a7b2967b069046c8544adbbc1db143a36',1,'FPU_Type::RESERVED0()'],['../struct_d_w_t___type.html#addd893d655ed90d40705b20170daac59',1,'DWT_Type::RESERVED0()'],['../struct_t_p_i___type.html#af143c5e8fc9a3b2be2878e9c1f331aa9',1,'TPI_Type::RESERVED0()']]], - ['reserved1',['RESERVED1',['../struct_i_t_m___type.html#afffce5b93bbfedbaee85357d0b07ebce',1,'ITM_Type::RESERVED1()'],['../struct_d_w_t___type.html#a069871233a8c1df03521e6d7094f1de4',1,'DWT_Type::RESERVED1()'],['../struct_t_p_i___type.html#ac3956fe93987b725d89d3be32738da12',1,'TPI_Type::RESERVED1()']]], - ['reserved2',['RESERVED2',['../struct_n_v_i_c___type.html#a0953af43af8ec7fd5869a1d826ce5b72',1,'NVIC_Type::RESERVED2()'],['../struct_i_t_m___type.html#af56b2f07bc6b42cd3e4d17e1b27cff7b',1,'ITM_Type::RESERVED2()'],['../struct_d_w_t___type.html#a8556ca1c32590517602d92fe0cd55738',1,'DWT_Type::RESERVED2()'],['../struct_t_p_i___type.html#ac7bbb92e6231b9b38ac483f7d161a096',1,'TPI_Type::RESERVED2()']]], - ['reserved3',['RESERVED3',['../struct_n_v_i_c___type.html#a9dd330835dbf21471e7b5be8692d77ab',1,'NVIC_Type::RESERVED3()'],['../struct_t_p_i___type.html#a31700c8cdd26e4c094db72af33d9f24c',1,'TPI_Type::RESERVED3()']]], - ['reserved4',['RESERVED4',['../struct_n_v_i_c___type.html#a5c0e5d507ac3c1bd5cdaaf9bbd177790',1,'NVIC_Type::RESERVED4()'],['../struct_t_p_i___type.html#a684071216fafee4e80be6aaa932cec46',1,'TPI_Type::RESERVED4()']]], - ['reserved5',['RESERVED5',['../struct_n_v_i_c___type.html#a4f753b4f824270175af045ac99bc12e8',1,'NVIC_Type::RESERVED5()'],['../struct_t_p_i___type.html#a3f80dd93f6bab6524603a7aa58de9a30',1,'TPI_Type::RESERVED5()']]], - ['reserved7',['RESERVED7',['../struct_t_p_i___type.html#a476ca23fbc9480f1697fbec871130550',1,'TPI_Type']]], - ['rnr',['RNR',['../struct_m_p_u___type.html#aa800d44f4d3520cc891d7b8d711320c1',1,'MPU_Type']]], - ['rserved1',['RSERVED1',['../struct_n_v_i_c___type.html#a6d1daf7ab6f2ba83f57ff67ae6f571fe',1,'NVIC_Type']]] -]; -- cgit