From 9f95ff5b6ba01db09552b84a0ab79607060a2666 Mon Sep 17 00:00:00 2001 From: Ali Labbene Date: Wed, 11 Dec 2019 08:59:21 +0100 Subject: Official ARM version: v5.4.0 Add CMSIS V5.4.0, please refer to index.html available under \docs folder. Note: content of \CMSIS\Core\Include has been copied under \Include to keep the same structure used in existing projects, and thus avoid projects mass update Note: the following components have been removed from ARM original delivery (as not used in ST packages) - CMSIS_EW2018.pdf - .gitattributes - .gitignore - \Device - \CMSIS - \CoreValidation - \DAP - \Documentation - \DoxyGen - \Driver - \Pack - \RTOS\CMSIS_RTOS_Tutorial.pdf - \RTOS\RTX - \RTOS\Template - \RTOS2\RTX - \Utilities - All ARM/GCC projects files are deleted from \DSP, \RTOS and \RTOS2 Change-Id: Ia026c3f0f0d016627a4fb5a9032852c33d24b4d3 --- Documentation/Core/html/modules.html | 144 ----------------------------------- 1 file changed, 144 deletions(-) delete mode 100644 Documentation/Core/html/modules.html (limited to 'Documentation/Core/html/modules.html') diff --git a/Documentation/Core/html/modules.html b/Documentation/Core/html/modules.html deleted file mode 100644 index 34ef8b1..0000000 --- a/Documentation/Core/html/modules.html +++ /dev/null @@ -1,144 +0,0 @@ - - - - - -Reference -CMSIS-CORE: Reference - - - - - - - - - - - - - - - -
-
- - - - - - - -
-
CMSIS-CORE -  Version 4.30 -
-
CMSIS-CORE support for Cortex-M processor-based devices
-
-
- -
-
    - -
-
- - - -
-
- -
-
-
- -
- - - - -
- -
- -
-
-
Reference
-
-
-
Here is a list of all modules:
-
[detail level 12]
- - - - - - - - - - - - -
oPeripheral AccessDescribes naming conventions, requirements, and optional features for accessing peripherals
oSystem and Clock ConfigurationDescribes system_device.c file that contains functions for system and clock setup
oInterrupts and Exceptions (NVIC)Explains how to use interrupts and exceptions and access functions for the Nested Vector Interrupt Controller (NVIC)
oCore Register AccessFunctions to access the Cortex-M core registers
oIntrinsic Functions for CPU InstructionsFunctions that generate specific Cortex-M CPU Instructions
oIntrinsic Functions for SIMD Instructions [only Cortex-M4 and Cortex-M7]Access to dedicated SIMD instructions
oSystick Timer (SYSTICK)Initialize and start the SysTick timer
oDebug AccessDebug Access to the Instrumented Trace Macrocell (ITM)
oFPU Functions (only Cortex-M7)Functions that relate to the Floating-Point Arithmetic Unit
\Cache Functions (only Cortex-M7)Functions for Instruction and Data Cache
 oI-Cache FunctionsFunctions for the instruction cache
 \D-Cache FunctionsFunctions for the data cache
-
-
-
- - - - -- cgit