Official ARM version: v5.4.0

    Add CMSIS V5.4.0, please refer to index.html available under \docs folder.

    Note: content of \CMSIS\Core\Include has been copied under \Include to keep the same structure
         used in existing projects, and thus avoid projects mass update
    Note: the following components have been removed from ARM original delivery (as not used in ST packages)
        - CMSIS_EW2018.pdf
        - .gitattributes
        - .gitignore
        - \Device
        - \CMSIS
           - \CoreValidation
		   - \DAP
           - \Documentation
           - \DoxyGen
           - \Driver
           - \Pack
           - \RTOS\CMSIS_RTOS_Tutorial.pdf
           - \RTOS\RTX
           - \RTOS\Template
           - \RTOS2\RTX
           - \Utilities
           - All ARM/GCC projects files are deleted from \DSP, \RTOS and \RTOS2

Change-Id: Ia026c3f0f0d016627a4fb5a9032852c33d24b4d3

1 files changed, 55 insertions, 0 deletions

diff --git a/docs/Driver/html/search/classes_0.js b/docs/Driver/html/search/classes_0.js
new file mode 100644
index 0000000..04aa70d
--- /dev/null
+++ b/docs/Driver/html/search/classes_0.js
@@ -0,0 +1,55 @@
+var searchData=
+[
+  ['arm_5fcan_5fcapabilities',['ARM_CAN_CAPABILITIES',['../group__can__interface__gr.html#structARM__CAN__CAPABILITIES',1,'']]],
+  ['arm_5fcan_5fmsg_5finfo',['ARM_CAN_MSG_INFO',['../group__can__interface__gr.html#structARM__CAN__MSG__INFO',1,'']]],
+  ['arm_5fcan_5fobj_5fcapabilities',['ARM_CAN_OBJ_CAPABILITIES',['../group__can__interface__gr.html#structARM__CAN__OBJ__CAPABILITIES',1,'']]],
+  ['arm_5fcan_5fstatus',['ARM_CAN_STATUS',['../group__can__interface__gr.html#structARM__CAN__STATUS',1,'']]],
+  ['arm_5fdriver_5fcan',['ARM_DRIVER_CAN',['../group__can__interface__gr.html#structARM__DRIVER__CAN',1,'']]],
+  ['arm_5fdriver_5feth_5fmac',['ARM_DRIVER_ETH_MAC',['../group__eth__mac__interface__gr.html#structARM__DRIVER__ETH__MAC',1,'']]],
+  ['arm_5fdriver_5feth_5fphy',['ARM_DRIVER_ETH_PHY',['../group__eth__phy__interface__gr.html#structARM__DRIVER__ETH__PHY',1,'']]],
+  ['arm_5fdriver_5fflash',['ARM_DRIVER_FLASH',['../group__flash__interface__gr.html#structARM__DRIVER__FLASH',1,'']]],
+  ['arm_5fdriver_5fi2c',['ARM_DRIVER_I2C',['../group__i2c__interface__gr.html#structARM__DRIVER__I2C',1,'']]],
+  ['arm_5fdriver_5fmci',['ARM_DRIVER_MCI',['../group__mci__interface__gr.html#structARM__DRIVER__MCI',1,'']]],
+  ['arm_5fdriver_5fnand',['ARM_DRIVER_NAND',['../group__nand__interface__gr.html#structARM__DRIVER__NAND',1,'']]],
+  ['arm_5fdriver_5fsai',['ARM_DRIVER_SAI',['../group__sai__interface__gr.html#structARM__DRIVER__SAI',1,'']]],
+  ['arm_5fdriver_5fspi',['ARM_DRIVER_SPI',['../group__spi__interface__gr.html#structARM__DRIVER__SPI',1,'']]],
+  ['arm_5fdriver_5fstorage',['ARM_DRIVER_STORAGE',['../group__storage__interface__gr.html#structARM__DRIVER__STORAGE',1,'']]],
+  ['arm_5fdriver_5fusart',['ARM_DRIVER_USART',['../group__usart__interface__gr.html#structARM__DRIVER__USART',1,'']]],
+  ['arm_5fdriver_5fusbd',['ARM_DRIVER_USBD',['../group__usbd__interface__gr.html#structARM__DRIVER__USBD',1,'']]],
+  ['arm_5fdriver_5fusbh',['ARM_DRIVER_USBH',['../group__usbh__host__gr.html#structARM__DRIVER__USBH',1,'']]],
+  ['arm_5fdriver_5fusbh_5fhci',['ARM_DRIVER_USBH_HCI',['../group__usbh__hci__gr.html#structARM__DRIVER__USBH__HCI',1,'']]],
+  ['arm_5fdriver_5fversion',['ARM_DRIVER_VERSION',['../group__common__drv__gr.html#structARM__DRIVER__VERSION',1,'']]],
+  ['arm_5feth_5flink_5finfo',['ARM_ETH_LINK_INFO',['../group__eth__interface__gr.html#structARM__ETH__LINK__INFO',1,'']]],
+  ['arm_5feth_5fmac_5faddr',['ARM_ETH_MAC_ADDR',['../group__eth__interface__gr.html#structARM__ETH__MAC__ADDR',1,'']]],
+  ['arm_5feth_5fmac_5fcapabilities',['ARM_ETH_MAC_CAPABILITIES',['../group__eth__mac__interface__gr.html#structARM__ETH__MAC__CAPABILITIES',1,'']]],
+  ['arm_5feth_5fmac_5ftime',['ARM_ETH_MAC_TIME',['../group__eth__mac__interface__gr.html#structARM__ETH__MAC__TIME',1,'']]],
+  ['arm_5fflash_5fcapabilities',['ARM_FLASH_CAPABILITIES',['../group__flash__interface__gr.html#structARM__FLASH__CAPABILITIES',1,'']]],
+  ['arm_5fflash_5finfo',['ARM_FLASH_INFO',['../group__flash__interface__gr.html#structARM__FLASH__INFO',1,'']]],
+  ['arm_5fflash_5fsector',['ARM_FLASH_SECTOR',['../group__flash__interface__gr.html#structARM__FLASH__SECTOR',1,'']]],
+  ['arm_5fflash_5fstatus',['ARM_FLASH_STATUS',['../group__flash__interface__gr.html#structARM__FLASH__STATUS',1,'']]],
+  ['arm_5fi2c_5fcapabilities',['ARM_I2C_CAPABILITIES',['../group__i2c__interface__gr.html#structARM__I2C__CAPABILITIES',1,'']]],
+  ['arm_5fi2c_5fstatus',['ARM_I2C_STATUS',['../group__i2c__interface__gr.html#structARM__I2C__STATUS',1,'']]],
+  ['arm_5fmci_5fcapabilities',['ARM_MCI_CAPABILITIES',['../group__mci__interface__gr.html#structARM__MCI__CAPABILITIES',1,'']]],
+  ['arm_5fmci_5fstatus',['ARM_MCI_STATUS',['../group__mci__interface__gr.html#structARM__MCI__STATUS',1,'']]],
+  ['arm_5fnand_5fcapabilities',['ARM_NAND_CAPABILITIES',['../group__nand__interface__gr.html#structARM__NAND__CAPABILITIES',1,'']]],
+  ['arm_5fnand_5fecc_5finfo',['ARM_NAND_ECC_INFO',['../group__nand__interface__gr.html#structARM__NAND__ECC__INFO',1,'']]],
+  ['arm_5fnand_5fstatus',['ARM_NAND_STATUS',['../group__nand__interface__gr.html#structARM__NAND__STATUS',1,'']]],
+  ['arm_5fsai_5fcapabilities',['ARM_SAI_CAPABILITIES',['../group__sai__interface__gr.html#structARM__SAI__CAPABILITIES',1,'']]],
+  ['arm_5fsai_5fstatus',['ARM_SAI_STATUS',['../group__sai__interface__gr.html#structARM__SAI__STATUS',1,'']]],
+  ['arm_5fspi_5fcapabilities',['ARM_SPI_CAPABILITIES',['../group__spi__interface__gr.html#structARM__SPI__CAPABILITIES',1,'']]],
+  ['arm_5fspi_5fstatus',['ARM_SPI_STATUS',['../group__spi__interface__gr.html#structARM__SPI__STATUS',1,'']]],
+  ['arm_5fstorage_5fblock',['ARM_STORAGE_BLOCK',['../group__storage__interface__gr.html#structARM__STORAGE__BLOCK',1,'']]],
+  ['arm_5fstorage_5fblock_5fattributes',['ARM_STORAGE_BLOCK_ATTRIBUTES',['../group__storage__interface__gr.html#structARM__STORAGE__BLOCK__ATTRIBUTES',1,'']]],
+  ['arm_5fstorage_5fcapabilities',['ARM_STORAGE_CAPABILITIES',['../group__storage__interface__gr.html#structARM__STORAGE__CAPABILITIES',1,'']]],
+  ['arm_5fstorage_5finfo',['ARM_STORAGE_INFO',['../group__storage__interface__gr.html#structARM__STORAGE__INFO',1,'']]],
+  ['arm_5fstorage_5fsecurity_5ffeatures',['ARM_STORAGE_SECURITY_FEATURES',['../Driver__Storage_8h.html#structARM__STORAGE__SECURITY__FEATURES',1,'']]],
+  ['arm_5fstorage_5fstatus',['ARM_STORAGE_STATUS',['../group__storage__interface__gr.html#structARM__STORAGE__STATUS',1,'']]],
+  ['arm_5fusart_5fcapabilities',['ARM_USART_CAPABILITIES',['../group__usart__interface__gr.html#structARM__USART__CAPABILITIES',1,'']]],
+  ['arm_5fusart_5fmodem_5fstatus',['ARM_USART_MODEM_STATUS',['../group__usart__interface__gr.html#structARM__USART__MODEM__STATUS',1,'']]],
+  ['arm_5fusart_5fstatus',['ARM_USART_STATUS',['../group__usart__interface__gr.html#structARM__USART__STATUS',1,'']]],
+  ['arm_5fusbd_5fcapabilities',['ARM_USBD_CAPABILITIES',['../group__usbd__interface__gr.html#structARM__USBD__CAPABILITIES',1,'']]],
+  ['arm_5fusbd_5fstate',['ARM_USBD_STATE',['../group__usbd__interface__gr.html#structARM__USBD__STATE',1,'']]],
+  ['arm_5fusbh_5fcapabilities',['ARM_USBH_CAPABILITIES',['../group__usbh__host__gr.html#structARM__USBH__CAPABILITIES',1,'']]],
+  ['arm_5fusbh_5fhci_5fcapabilities',['ARM_USBH_HCI_CAPABILITIES',['../group__usbh__hci__gr.html#structARM__USBH__HCI__CAPABILITIES',1,'']]],
+  ['arm_5fusbh_5fport_5fstate',['ARM_USBH_PORT_STATE',['../group__usbh__host__gr.html#structARM__USBH__PORT__STATE',1,'']]]
+];