summaryrefslogtreecommitdiff
path: root/docs/DSP/html/search/variables_5.js
diff options
context:
space:
mode:
authorAli Labbene <ali.labbene@st.com>2019-12-11 08:59:21 +0100
committerAli Labbene <ali.labbene@st.com>2019-12-16 16:35:24 +0100
commit9f95ff5b6ba01db09552b84a0ab79607060a2666 (patch)
tree8a6e0dda832555c692307869aed49d07ee7facfe /docs/DSP/html/search/variables_5.js
parent76177aa280494bb36d7a0bcbda1078d4db717020 (diff)
downloadst-cmsis-core-lowfat-9f95ff5b6ba01db09552b84a0ab79607060a2666.tar.gz
st-cmsis-core-lowfat-9f95ff5b6ba01db09552b84a0ab79607060a2666.tar.bz2
st-cmsis-core-lowfat-9f95ff5b6ba01db09552b84a0ab79607060a2666.zip
Official ARM version: v5.4.0
Add CMSIS V5.4.0, please refer to index.html available under \docs folder. Note: content of \CMSIS\Core\Include has been copied under \Include to keep the same structure used in existing projects, and thus avoid projects mass update Note: the following components have been removed from ARM original delivery (as not used in ST packages) - CMSIS_EW2018.pdf - .gitattributes - .gitignore - \Device - \CMSIS - \CoreValidation - \DAP - \Documentation - \DoxyGen - \Driver - \Pack - \RTOS\CMSIS_RTOS_Tutorial.pdf - \RTOS\RTX - \RTOS\Template - \RTOS2\RTX - \Utilities - All ARM/GCC projects files are deleted from \DSP, \RTOS and \RTOS2 Change-Id: Ia026c3f0f0d016627a4fb5a9032852c33d24b4d3
Diffstat (limited to 'docs/DSP/html/search/variables_5.js')
-rw-r--r--docs/DSP/html/search/variables_5.js11
1 files changed, 11 insertions, 0 deletions
diff --git a/docs/DSP/html/search/variables_5.js b/docs/DSP/html/search/variables_5.js
new file mode 100644
index 0000000..1dc1b10
--- /dev/null
+++ b/docs/DSP/html/search/variables_5.js
@@ -0,0 +1,11 @@
+var searchData=
+[
+ ['fftlen',['fftLen',['../structarm__cfft__radix2__instance__q15.html#a874085647351dcf3f0de39d2b1d49744',1,'arm_cfft_radix2_instance_q15::fftLen()'],['../structarm__cfft__radix4__instance__q15.html#a5fc543e7d84ca8cb7cf6648970f21ca6',1,'arm_cfft_radix4_instance_q15::fftLen()'],['../structarm__cfft__radix2__instance__q31.html#a960199f1373a192366878ef279eab00f',1,'arm_cfft_radix2_instance_q31::fftLen()'],['../structarm__cfft__radix4__instance__q31.html#ab413d2a5d3f45fa187d93813bf3bf81b',1,'arm_cfft_radix4_instance_q31::fftLen()'],['../structarm__cfft__radix2__instance__f32.html#a2f915a1c29635c1623086aaaa726be8f',1,'arm_cfft_radix2_instance_f32::fftLen()'],['../structarm__cfft__radix4__instance__f32.html#a7e6a6d290ce158ce9a15a45e364b021a',1,'arm_cfft_radix4_instance_f32::fftLen()'],['../structarm__cfft__instance__q15.html#a5f9e1d3a8c127ee323b5e6929aeb90df',1,'arm_cfft_instance_q15::fftLen()'],['../structarm__cfft__instance__q31.html#a4406f23e8fd0bff8d555225612e2a2a8',1,'arm_cfft_instance_q31::fftLen()'],['../structarm__cfft__instance__f32.html#acd8f9e9540e3dd348212726e5d6aaa95',1,'arm_cfft_instance_f32::fftLen()']]],
+ ['fftlenby2',['fftLenBy2',['../structarm__rfft__instance__f32.html#a075076e07ebb8521d8e3b49a31db6c57',1,'arm_rfft_instance_f32']]],
+ ['fftlenreal',['fftLenReal',['../structarm__rfft__instance__q15.html#aac5cf9e825917cbb14f439e56bb86ab3',1,'arm_rfft_instance_q15::fftLenReal()'],['../structarm__rfft__instance__q31.html#af777b0cadd5abaf064323692c2e6693b',1,'arm_rfft_instance_q31::fftLenReal()'],['../structarm__rfft__instance__f32.html#a4219d4669699e4efdcb150ed7a0d9a57',1,'arm_rfft_instance_f32::fftLenReal()']]],
+ ['fftlenrfft',['fftLenRFFT',['../structarm__rfft__fast__instance__f32.html#aef06ab665041ec36f5b25d464f0cab14',1,'arm_rfft_fast_instance_f32']]],
+ ['fftsize',['fftSize',['../arm__fft__bin__example__f32_8c.html#a9b500899c581f6df3ffc0a9f3a9ef6aa',1,'arm_fft_bin_example_f32.c']]],
+ ['fircoeff_5ff32',['FIRCoeff_f32',['../arm__signal__converge__data_8c.html#aede8780f021b7f5c33df0c5ee2183ee6',1,'FIRCoeff_f32():&#160;arm_signal_converge_data.c'],['../arm__signal__converge__example__f32_8c.html#aede8780f021b7f5c33df0c5ee2183ee6',1,'FIRCoeff_f32():&#160;arm_signal_converge_data.c']]],
+ ['fircoeffs32',['firCoeffs32',['../arm__fir__example__f32_8c.html#ae070afd14f437ad1ae0a947e4403dd0e',1,'arm_fir_example_f32.c']]],
+ ['firstatef32',['firStateF32',['../arm__fir__example__f32_8c.html#a46d61cabe5cb207f2776e1d4f8ca0f38',1,'firStateF32():&#160;arm_fir_example_f32.c'],['../arm__signal__converge__example__f32_8c.html#a358ec4e79689e6d3787b89fe78bdb772',1,'firStateF32():&#160;arm_signal_converge_example_f32.c']]]
+];