summaryrefslogtreecommitdiff
path: root/docs/DSP/html/search/defines_0.js
diff options
context:
space:
mode:
authorAli Labbene <ali.labbene@st.com>2019-12-11 08:59:21 +0100
committerAli Labbene <ali.labbene@st.com>2019-12-16 16:35:24 +0100
commit9f95ff5b6ba01db09552b84a0ab79607060a2666 (patch)
tree8a6e0dda832555c692307869aed49d07ee7facfe /docs/DSP/html/search/defines_0.js
parent76177aa280494bb36d7a0bcbda1078d4db717020 (diff)
downloadst-cmsis-core-lowfat-9f95ff5b6ba01db09552b84a0ab79607060a2666.tar.gz
st-cmsis-core-lowfat-9f95ff5b6ba01db09552b84a0ab79607060a2666.tar.bz2
st-cmsis-core-lowfat-9f95ff5b6ba01db09552b84a0ab79607060a2666.zip
Official ARM version: v5.4.0
Add CMSIS V5.4.0, please refer to index.html available under \docs folder. Note: content of \CMSIS\Core\Include has been copied under \Include to keep the same structure used in existing projects, and thus avoid projects mass update Note: the following components have been removed from ARM original delivery (as not used in ST packages) - CMSIS_EW2018.pdf - .gitattributes - .gitignore - \Device - \CMSIS - \CoreValidation - \DAP - \Documentation - \DoxyGen - \Driver - \Pack - \RTOS\CMSIS_RTOS_Tutorial.pdf - \RTOS\RTX - \RTOS\Template - \RTOS2\RTX - \Utilities - All ARM/GCC projects files are deleted from \DSP, \RTOS and \RTOS2 Change-Id: Ia026c3f0f0d016627a4fb5a9032852c33d24b4d3
Diffstat (limited to 'docs/DSP/html/search/defines_0.js')
-rw-r--r--docs/DSP/html/search/defines_0.js11
1 files changed, 11 insertions, 0 deletions
diff --git a/docs/DSP/html/search/defines_0.js b/docs/DSP/html/search/defines_0.js
new file mode 100644
index 0000000..6d26699
--- /dev/null
+++ b/docs/DSP/html/search/defines_0.js
@@ -0,0 +1,11 @@
+var searchData=
+[
+ ['_5f_5fcmsis_5fgeneric',['__CMSIS_GENERIC',['../arm__math_8h.html#a87c3b351c33a90de11a2f23e67867a8a',1,'arm_math.h']]],
+ ['_5f_5fpackq7',['__PACKq7',['../arm__math_8h.html#a3ebff224ad44c217fde9f530342e2960',1,'arm_math.h']]],
+ ['_5f_5fpkhbt',['__PKHBT',['../arm__math_8h.html#aa505179349146cf6186640b4c8b47714',1,'arm_math.h']]],
+ ['_5f_5fpkhtb',['__PKHTB',['../arm__math_8h.html#ac4be483b8d98e977a69baf4a292a76fe',1,'arm_math.h']]],
+ ['_5f_5fsimd32',['__SIMD32',['../arm__math_8h.html#a9de2e0a5785be82866bcb96012282248',1,'arm_math.h']]],
+ ['_5f_5fsimd32_5fconst',['__SIMD32_CONST',['../arm__math_8h.html#a1185d670d798aaf52eec13f0403f3407',1,'arm_math.h']]],
+ ['_5f_5fsimd64',['__SIMD64',['../arm__math_8h.html#ad1b053da364f9fd82ca1a381df7590b6',1,'arm_math.h']]],
+ ['_5fsimd32_5foffset',['_SIMD32_OFFSET',['../arm__math_8h.html#af0d54ec57b936994a34f073d0049ea3f',1,'arm_math.h']]]
+];