diff options
author | Ali Labbene <ali.labbene@st.com> | 2019-12-11 08:59:21 +0100 |
---|---|---|
committer | Ali Labbene <ali.labbene@st.com> | 2019-12-16 16:35:24 +0100 |
commit | 9f95ff5b6ba01db09552b84a0ab79607060a2666 (patch) | |
tree | 8a6e0dda832555c692307869aed49d07ee7facfe /docs/Core_A/html/unionCPACR__Type.html | |
parent | 76177aa280494bb36d7a0bcbda1078d4db717020 (diff) | |
download | st-cmsis-core-lowfat-9f95ff5b6ba01db09552b84a0ab79607060a2666.tar.gz st-cmsis-core-lowfat-9f95ff5b6ba01db09552b84a0ab79607060a2666.tar.bz2 st-cmsis-core-lowfat-9f95ff5b6ba01db09552b84a0ab79607060a2666.zip |
Official ARM version: v5.4.0
Add CMSIS V5.4.0, please refer to index.html available under \docs folder.
Note: content of \CMSIS\Core\Include has been copied under \Include to keep the same structure
used in existing projects, and thus avoid projects mass update
Note: the following components have been removed from ARM original delivery (as not used in ST packages)
- CMSIS_EW2018.pdf
- .gitattributes
- .gitignore
- \Device
- \CMSIS
- \CoreValidation
- \DAP
- \Documentation
- \DoxyGen
- \Driver
- \Pack
- \RTOS\CMSIS_RTOS_Tutorial.pdf
- \RTOS\RTX
- \RTOS\Template
- \RTOS2\RTX
- \Utilities
- All ARM/GCC projects files are deleted from \DSP, \RTOS and \RTOS2
Change-Id: Ia026c3f0f0d016627a4fb5a9032852c33d24b4d3
Diffstat (limited to 'docs/Core_A/html/unionCPACR__Type.html')
-rw-r--r-- | docs/Core_A/html/unionCPACR__Type.html | 431 |
1 files changed, 431 insertions, 0 deletions
diff --git a/docs/Core_A/html/unionCPACR__Type.html b/docs/Core_A/html/unionCPACR__Type.html new file mode 100644 index 0000000..5d0196d --- /dev/null +++ b/docs/Core_A/html/unionCPACR__Type.html @@ -0,0 +1,431 @@ +<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd"> +<html xmlns="http://www.w3.org/1999/xhtml"> +<head> +<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/> +<meta http-equiv="X-UA-Compatible" content="IE=9"/> +<title>CPACR_Type Struct Reference</title> +<title>CMSIS-Core (Cortex-A): CPACR_Type Struct Reference</title> +<link href="tabs.css" rel="stylesheet" type="text/css"/> +<link href="cmsis.css" rel="stylesheet" type="text/css" /> +<script type="text/javascript" src="jquery.js"></script> +<script type="text/javascript" src="dynsections.js"></script> +<script type="text/javascript" src="printComponentTabs.js"></script> +<link href="navtree.css" rel="stylesheet" type="text/css"/> +<script type="text/javascript" src="resize.js"></script> +<script type="text/javascript" src="navtree.js"></script> +<script type="text/javascript"> + $(document).ready(initResizable); + $(window).load(resizeHeight); +</script> +<link href="search/search.css" rel="stylesheet" type="text/css"/> +<script type="text/javascript" src="search/search.js"></script> +<script type="text/javascript"> + $(document).ready(function() { searchBox.OnSelectItem(0); }); +</script> +</head> +<body> +<div id="top"><!-- do not remove this div, it is closed by doxygen! --> +<div id="titlearea"> +<table cellspacing="0" cellpadding="0"> + <tbody> + <tr style="height: 46px;"> + <td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td> + <td style="padding-left: 0.5em;"> + <div id="projectname">CMSIS-Core (Cortex-A) +  <span id="projectnumber">Version 1.1.2</span> + </div> + <div id="projectbrief">CMSIS-Core support for Cortex-A processor-based devices</div> + </td> + </tr> + </tbody> +</table> +</div> +<!-- end header part --> +<div id="CMSISnav" class="tabs1"> + <ul class="tablist"> + <script type="text/javascript"> + <!-- + writeComponentTabs.call(this); + //--> + </script> + </ul> +</div> +<!-- Generated by Doxygen 1.8.6 --> +<script type="text/javascript"> +var searchBox = new SearchBox("searchBox", "search",false,'Search'); +</script> + <div id="navrow1" class="tabs"> + <ul class="tablist"> + <li><a href="index.html"><span>Main Page</span></a></li> + <li><a href="pages.html"><span>Usage and Description</span></a></li> + <li><a href="modules.html"><span>Reference</span></a></li> + <li> + <div id="MSearchBox" class="MSearchBoxInactive"> + <span class="left"> + <img id="MSearchSelect" src="search/mag_sel.png" + onmouseover="return searchBox.OnSearchSelectShow()" + onmouseout="return searchBox.OnSearchSelectHide()" + alt=""/> + <input type="text" id="MSearchField" value="Search" accesskey="S" + onfocus="searchBox.OnSearchFieldFocus(true)" + onblur="searchBox.OnSearchFieldFocus(false)" + onkeyup="searchBox.OnSearchFieldChange(event)"/> + </span><span class="right"> + <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a> + </span> + </div> + </li> + </ul> + </div> + <div id="navrow2" class="tabs2"> + <ul class="tablist"> + <li><a href="annotated.html"><span>Data Structures</span></a></li> + <li><a href="functions.html"><span>Data Fields</span></a></li> + </ul> + </div> +</div><!-- top --> +<div id="side-nav" class="ui-resizable side-nav-resizable"> + <div id="nav-tree"> + <div id="nav-tree-contents"> + <div id="nav-sync" class="sync"></div> + </div> + </div> + <div id="splitbar" style="-moz-user-select:none;" + class="ui-resizable-handle"> + </div> +</div> +<script type="text/javascript"> +$(document).ready(function(){initNavTree('unionCPACR__Type.html','');}); +</script> +<div id="doc-content"> +<!-- window showing the filter options --> +<div id="MSearchSelectWindow" + onmouseover="return searchBox.OnSearchSelectShow()" + onmouseout="return searchBox.OnSearchSelectHide()" + onkeydown="return searchBox.OnSearchSelectKey(event)"> +<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark"> </span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark"> </span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark"> </span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark"> </span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark"> </span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark"> </span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark"> </span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark"> </span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark"> </span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark"> </span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark"> </span>Pages</a></div> + +<!-- iframe showing the search results (closed by default) --> +<div id="MSearchResultsWindow"> +<iframe src="javascript:void(0)" frameborder="0" + name="MSearchResults" id="MSearchResults"> +</iframe> +</div> + +<div class="header"> + <div class="summary"> +<a href="#pub-attribs">Data Fields</a> </div> + <div class="headertitle"> +<div class="title">CPACR_Type Struct Reference<div class="ingroups"><a class="el" href="group__CMSIS__CPACR.html">Coprocessor Access Control Register (CPACR)</a></div></div> </div> +</div><!--header--> +<div class="contents"> + +<p>Bit field declaration for CPACR layout. +</p> +<table class="memberdecls"> +<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a> +Data Fields</h2></td></tr> +<tr class="memitem:a7aa1870fa74e00241618df136e04141f"><td class="memItemLeft" >struct {</td></tr> +<tr class="memitem:a5578ea4f0b27e49e856bea8db59c7f0d"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionCPACR__Type.html#a1a29bc40d708ac1a43153b11f60b8195">CP0</a>:2</td></tr> +<tr class="memdesc:a5578ea4f0b27e49e856bea8db59c7f0d"><td class="mdescLeft"> </td><td class="mdescRight">bit: 0..1 Access rights for coprocessor 0 <a href="#a5578ea4f0b27e49e856bea8db59c7f0d">More...</a><br/></td></tr> +<tr class="separator:a5578ea4f0b27e49e856bea8db59c7f0d"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a1c1fdfc94d0d92c726883b3b529f6ad3"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionCPACR__Type.html#acb2055cdbdf2a6c9b8279dc6f7cbc624">CP1</a>:2</td></tr> +<tr class="memdesc:a1c1fdfc94d0d92c726883b3b529f6ad3"><td class="mdescLeft"> </td><td class="mdescRight">bit: 2..3 Access rights for coprocessor 1 <a href="#a1c1fdfc94d0d92c726883b3b529f6ad3">More...</a><br/></td></tr> +<tr class="separator:a1c1fdfc94d0d92c726883b3b529f6ad3"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:adf02a8910e6395146f3e9803d49993b1"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionCPACR__Type.html#a2553fcdfd94ffc09407db9da9db9d586">CP2</a>:2</td></tr> +<tr class="memdesc:adf02a8910e6395146f3e9803d49993b1"><td class="mdescLeft"> </td><td class="mdescRight">bit: 4..5 Access rights for coprocessor 2 <a href="#adf02a8910e6395146f3e9803d49993b1">More...</a><br/></td></tr> +<tr class="separator:adf02a8910e6395146f3e9803d49993b1"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ac0ca0d2b6df3a87f30b98d1e4f6b73d1"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionCPACR__Type.html#af245b8dabfea0bf7dc06f5d4de7bfa79">CP3</a>:2</td></tr> +<tr class="memdesc:ac0ca0d2b6df3a87f30b98d1e4f6b73d1"><td class="mdescLeft"> </td><td class="mdescRight">bit: 6..7 Access rights for coprocessor 3 <a href="#ac0ca0d2b6df3a87f30b98d1e4f6b73d1">More...</a><br/></td></tr> +<tr class="separator:ac0ca0d2b6df3a87f30b98d1e4f6b73d1"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:aa65229667a948b837290d3023cb8e084"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionCPACR__Type.html#a6424b7a81a440217aab8e51e4b623adb">CP4</a>:2</td></tr> +<tr class="memdesc:aa65229667a948b837290d3023cb8e084"><td class="mdescLeft"> </td><td class="mdescRight">bit: 8..9 Access rights for coprocessor 4 <a href="#aa65229667a948b837290d3023cb8e084">More...</a><br/></td></tr> +<tr class="separator:aa65229667a948b837290d3023cb8e084"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:abc5a47af2f15ccb6b7f7a964a46f4808"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionCPACR__Type.html#ad5c0b15cd6a01a6f1db398e020809573">CP5</a>:2</td></tr> +<tr class="memdesc:abc5a47af2f15ccb6b7f7a964a46f4808"><td class="mdescLeft"> </td><td class="mdescRight">bit:10..11 Access rights for coprocessor 5 <a href="#abc5a47af2f15ccb6b7f7a964a46f4808">More...</a><br/></td></tr> +<tr class="separator:abc5a47af2f15ccb6b7f7a964a46f4808"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:adb18e72f112f8e7a6e0a777e126df8bd"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionCPACR__Type.html#ad898cab7c89a07b80068d141ced869e3">CP6</a>:2</td></tr> +<tr class="memdesc:adb18e72f112f8e7a6e0a777e126df8bd"><td class="mdescLeft"> </td><td class="mdescRight">bit:12..13 Access rights for coprocessor 6 <a href="#adb18e72f112f8e7a6e0a777e126df8bd">More...</a><br/></td></tr> +<tr class="separator:adb18e72f112f8e7a6e0a777e126df8bd"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a02d0a1971a70c204c54abab767d9f55b"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionCPACR__Type.html#a12002991719fb1af7a5db9a73deb323d">CP7</a>:2</td></tr> +<tr class="memdesc:a02d0a1971a70c204c54abab767d9f55b"><td class="mdescLeft"> </td><td class="mdescRight">bit:14..15 Access rights for coprocessor 7 <a href="#a02d0a1971a70c204c54abab767d9f55b">More...</a><br/></td></tr> +<tr class="separator:a02d0a1971a70c204c54abab767d9f55b"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a3fc38938b62f002b86f3cadba516e333"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionCPACR__Type.html#a5a6f694264518a813bdbc202ff47664f">CP8</a>:2</td></tr> +<tr class="memdesc:a3fc38938b62f002b86f3cadba516e333"><td class="mdescLeft"> </td><td class="mdescRight">bit:16..17 Access rights for coprocessor 8 <a href="#a3fc38938b62f002b86f3cadba516e333">More...</a><br/></td></tr> +<tr class="separator:a3fc38938b62f002b86f3cadba516e333"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ade62734cb13acdad25b6993d5e91805c"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionCPACR__Type.html#a4de69636eb450fcc3f5f3e4a19a869f5">CP9</a>:2</td></tr> +<tr class="memdesc:ade62734cb13acdad25b6993d5e91805c"><td class="mdescLeft"> </td><td class="mdescRight">bit:18..19 Access rights for coprocessor 9 <a href="#ade62734cb13acdad25b6993d5e91805c">More...</a><br/></td></tr> +<tr class="separator:ade62734cb13acdad25b6993d5e91805c"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a4fd8feccdc5334f09266e98ca4989541"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionCPACR__Type.html#a0275dc6b0eb9f906ebc5c6431b03dc4e">CP10</a>:2</td></tr> +<tr class="memdesc:a4fd8feccdc5334f09266e98ca4989541"><td class="mdescLeft"> </td><td class="mdescRight">bit:20..21 Access rights for coprocessor 10 <a href="#a4fd8feccdc5334f09266e98ca4989541">More...</a><br/></td></tr> +<tr class="separator:a4fd8feccdc5334f09266e98ca4989541"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a04fb9952fc07fac0adc063f469128230"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionCPACR__Type.html#ac54b8897f9358f37e0046b010c334e87">CP11</a>:2</td></tr> +<tr class="memdesc:a04fb9952fc07fac0adc063f469128230"><td class="mdescLeft"> </td><td class="mdescRight">bit:22..23 Access rights for coprocessor 11 <a href="#a04fb9952fc07fac0adc063f469128230">More...</a><br/></td></tr> +<tr class="separator:a04fb9952fc07fac0adc063f469128230"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a74f616eb10bf7bb39e4c32c4beb5a88f"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionCPACR__Type.html#a68d69635225dd479d3035cc51b4c40ce">CP12</a>:2</td></tr> +<tr class="memdesc:a74f616eb10bf7bb39e4c32c4beb5a88f"><td class="mdescLeft"> </td><td class="mdescRight">bit:24..25 Access rights for coprocessor 11 <a href="#a74f616eb10bf7bb39e4c32c4beb5a88f">More...</a><br/></td></tr> +<tr class="separator:a74f616eb10bf7bb39e4c32c4beb5a88f"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a9ead3c9653e3699f35208e9c8cc351a7"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionCPACR__Type.html#a45d9be266fc37a6ff9f31c2bef897f90">CP13</a>:2</td></tr> +<tr class="memdesc:a9ead3c9653e3699f35208e9c8cc351a7"><td class="mdescLeft"> </td><td class="mdescRight">bit:26..27 Access rights for coprocessor 11 <a href="#a9ead3c9653e3699f35208e9c8cc351a7">More...</a><br/></td></tr> +<tr class="separator:a9ead3c9653e3699f35208e9c8cc351a7"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:acf4ebdfe6b108c6d4087a5f90537252b"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionCPACR__Type.html#ac6f2f67dd0250b9dc9a8271a05655bbe">TRCDIS</a>:1</td></tr> +<tr class="memdesc:acf4ebdfe6b108c6d4087a5f90537252b"><td class="mdescLeft"> </td><td class="mdescRight">bit: 28 Disable CP14 access to trace registers <a href="#acf4ebdfe6b108c6d4087a5f90537252b">More...</a><br/></td></tr> +<tr class="separator:acf4ebdfe6b108c6d4087a5f90537252b"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a109bb595d6853cdf2540f39a8e4db467"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionCPACR__Type.html#a6206695a548b18ce0e2ea5276d1eef1d">D32DIS</a>:1</td></tr> +<tr class="memdesc:a109bb595d6853cdf2540f39a8e4db467"><td class="mdescLeft"> </td><td class="mdescRight">bit: 30 Disable use of registers D16-D31 of the VFP register file <a href="#a109bb595d6853cdf2540f39a8e4db467">More...</a><br/></td></tr> +<tr class="separator:a109bb595d6853cdf2540f39a8e4db467"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a0a35b5e99b32966d73db7dc2b62d6095"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionCPACR__Type.html#a792fabd71db2311eefbc9b896db37986">ASEDIS</a>:1</td></tr> +<tr class="memdesc:a0a35b5e99b32966d73db7dc2b62d6095"><td class="mdescLeft"> </td><td class="mdescRight">bit: 31 Disable Advanced SIMD Functionality <a href="#a0a35b5e99b32966d73db7dc2b62d6095">More...</a><br/></td></tr> +<tr class="separator:a0a35b5e99b32966d73db7dc2b62d6095"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:a7aa1870fa74e00241618df136e04141f"><td class="memItemLeft" valign="top">} </td><td class="memItemRight" valign="bottom"><a class="el" href="unionCPACR__Type.html#a7aa1870fa74e00241618df136e04141f">b</a></td></tr> +<tr class="memdesc:a7aa1870fa74e00241618df136e04141f"><td class="mdescLeft"> </td><td class="mdescRight">Structure used for bit access. <a href="#a7aa1870fa74e00241618df136e04141f">More...</a><br/></td></tr> +<tr class="separator:a7aa1870fa74e00241618df136e04141f"><td class="memSeparator" colspan="2"> </td></tr> +<tr class="memitem:ae2d9d724aff1f8f0060738f5d4527c33"><td class="memItemLeft" align="right" valign="top">uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="unionCPACR__Type.html#ae2d9d724aff1f8f0060738f5d4527c33">w</a></td></tr> +<tr class="memdesc:ae2d9d724aff1f8f0060738f5d4527c33"><td class="mdescLeft"> </td><td class="mdescRight">Type used for word access. <a href="#ae2d9d724aff1f8f0060738f5d4527c33">More...</a><br/></td></tr> +<tr class="separator:ae2d9d724aff1f8f0060738f5d4527c33"><td class="memSeparator" colspan="2"> </td></tr> +</table> +<h2 class="groupheader">Field Documentation</h2> +<a class="anchor" id="a792fabd71db2311eefbc9b896db37986"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">uint32_t CPACR_Type::ASEDIS</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a7aa1870fa74e00241618df136e04141f"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">struct { ... } CPACR_Type::b</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a1a29bc40d708ac1a43153b11f60b8195"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">uint32_t CPACR_Type::CP0</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="acb2055cdbdf2a6c9b8279dc6f7cbc624"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">uint32_t CPACR_Type::CP1</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a0275dc6b0eb9f906ebc5c6431b03dc4e"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">uint32_t CPACR_Type::CP10</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="ac54b8897f9358f37e0046b010c334e87"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">uint32_t CPACR_Type::CP11</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a68d69635225dd479d3035cc51b4c40ce"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">uint32_t CPACR_Type::CP12</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a45d9be266fc37a6ff9f31c2bef897f90"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">uint32_t CPACR_Type::CP13</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a2553fcdfd94ffc09407db9da9db9d586"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">uint32_t CPACR_Type::CP2</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="af245b8dabfea0bf7dc06f5d4de7bfa79"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">uint32_t CPACR_Type::CP3</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a6424b7a81a440217aab8e51e4b623adb"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">uint32_t CPACR_Type::CP4</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="ad5c0b15cd6a01a6f1db398e020809573"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">uint32_t CPACR_Type::CP5</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="ad898cab7c89a07b80068d141ced869e3"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">uint32_t CPACR_Type::CP6</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a12002991719fb1af7a5db9a73deb323d"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">uint32_t CPACR_Type::CP7</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a5a6f694264518a813bdbc202ff47664f"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">uint32_t CPACR_Type::CP8</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a4de69636eb450fcc3f5f3e4a19a869f5"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">uint32_t CPACR_Type::CP9</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="a6206695a548b18ce0e2ea5276d1eef1d"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">uint32_t CPACR_Type::D32DIS</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="ac6f2f67dd0250b9dc9a8271a05655bbe"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">uint32_t CPACR_Type::TRCDIS</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +<a class="anchor" id="ae2d9d724aff1f8f0060738f5d4527c33"></a> +<div class="memitem"> +<div class="memproto"> + <table class="memname"> + <tr> + <td class="memname">uint32_t CPACR_Type::w</td> + </tr> + </table> +</div><div class="memdoc"> + +</div> +</div> +</div><!-- contents --> +</div><!-- doc-content --> +<!-- start footer part --> +<div id="nav-path" class="navpath"><!-- id is needed for treeview function! --> + <ul> + <li class="navelem"><a class="el" href="unionCPACR__Type.html">CPACR_Type</a></li> + <li class="footer">Generated on Wed Aug 1 2018 17:12:10 for CMSIS-Core (Cortex-A) by Arm Ltd. All rights reserved. + <!-- + <a href="http://www.doxygen.org/index.html"> + <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 + --> + </li> + </ul> +</div> +</body> +</html> |