Official ARM version: v5.4.0

    Add CMSIS V5.4.0, please refer to index.html available under \docs folder.

    Note: content of \CMSIS\Core\Include has been copied under \Include to keep the same structure
         used in existing projects, and thus avoid projects mass update
    Note: the following components have been removed from ARM original delivery (as not used in ST packages)
        - CMSIS_EW2018.pdf
        - .gitattributes
        - .gitignore
        - \Device
        - \CMSIS
           - \CoreValidation
		   - \DAP
           - \Documentation
           - \DoxyGen
           - \Driver
           - \Pack
           - \RTOS\CMSIS_RTOS_Tutorial.pdf
           - \RTOS\RTX
           - \RTOS\Template
           - \RTOS2\RTX
           - \Utilities
           - All ARM/GCC projects files are deleted from \DSP, \RTOS and \RTOS2

Change-Id: Ia026c3f0f0d016627a4fb5a9032852c33d24b4d3

1 files changed, 60 insertions, 0 deletions

diff --git a/docs/Core_A/html/search/all_1.js b/docs/Core_A/html/search/all_1.js
new file mode 100644
index 0000000..4eaac6a
--- /dev/null
+++ b/docs/Core_A/html/search/all_1.js
@@ -0,0 +1,60 @@
+var searchData=
+[
+  ['a',['A',['../unionCPSR__Type.html#a8dc2435a7c376c9b8dfdd9748c091458',1,'CPSR_Type::A()'],['../unionSCTLR__Type.html#a078edcb9c3fc8b46b8cf382ad249bb79',1,'SCTLR_Type::A()'],['../unionISR__Type.html#ad4dfcb37f30162fd57c4402ae99ca49e',1,'ISR_Type::A()']]],
+  ['aaci_5firqn',['AACI_IRQn',['../ARMCA9_8h.html#a7e1129cd8a196f4284d41db3e82ad5c8a4c72e4cbe9ce6bae3d29332139dad44a',1,'ARMCA9.h']]],
+  ['abpr',['ABPR',['../structGICInterface__Type.html#a6d3ca9eaae5e0ac38f20846a1e67180d',1,'GICInterface_Type']]],
+  ['abt_5fmode',['ABT_MODE',['../startup__ARMCA9_8c.html#a71f290cd91ad5ba6e3e183306fd9a0cb',1,'startup_ARMCA9.c']]],
+  ['actlr_5faow_5fmsk',['ACTLR_AOW_Msk',['../group__CMSIS__ACTLR__BITS.html#ga5ca6754c31f90c7e5d1822dddfb4135c',1,'core_ca.h']]],
+  ['actlr_5faow_5fpos',['ACTLR_AOW_Pos',['../group__CMSIS__ACTLR__BITS.html#ga633ee6b129f8668593687ab8537aeb7f',1,'core_ca.h']]],
+  ['actlr_5fbp_5fmsk',['ACTLR_BP_Msk',['../group__CMSIS__ACTLR__BITS.html#ga677211818d8a2c7b118115361fbef2e7',1,'core_ca.h']]],
+  ['actlr_5fbp_5fpos',['ACTLR_BP_Pos',['../group__CMSIS__ACTLR__BITS.html#ga120f5d653af52bd711c27c2495ce78f6',1,'core_ca.h']]],
+  ['actlr_5fbtdis_5fmsk',['ACTLR_BTDIS_Msk',['../group__CMSIS__ACTLR__BITS.html#gad48e0a1c1e59e6721547b45f37baa48b',1,'core_ca.h']]],
+  ['actlr_5fbtdis_5fpos',['ACTLR_BTDIS_Pos',['../group__CMSIS__ACTLR__BITS.html#ga8c81a1e1522400322f215c52ca80d47d',1,'core_ca.h']]],
+  ['actlr_5fdbdi_5fmsk',['ACTLR_DBDI_Msk',['../group__CMSIS__ACTLR__BITS.html#ga0a3d58754927731758c53bd945ac35fe',1,'core_ca.h']]],
+  ['actlr_5fdbdi_5fpos',['ACTLR_DBDI_Pos',['../group__CMSIS__ACTLR__BITS.html#ga0367a8413c0a37d6c1de7b90f3a56aee',1,'core_ca.h']]],
+  ['actlr_5fddi_5fmsk',['ACTLR_DDI_Msk',['../group__CMSIS__ACTLR__BITS.html#gaeee8e0fc7b28f2a405b234e7d2c7486e',1,'core_ca.h']]],
+  ['actlr_5fddi_5fpos',['ACTLR_DDI_Pos',['../group__CMSIS__ACTLR__BITS.html#ga5468e93550ce28af7114cbc1e19474c0',1,'core_ca.h']]],
+  ['actlr_5fddvm_5fmsk',['ACTLR_DDVM_Msk',['../group__CMSIS__ACTLR__BITS.html#ga4565f2632e5c4be5e1d3eb90fa6f2ac6',1,'core_ca.h']]],
+  ['actlr_5fddvm_5fpos',['ACTLR_DDVM_Pos',['../group__CMSIS__ACTLR__BITS.html#gaa9fe7651aa9bb48eea4f5301c69ee54d',1,'core_ca.h']]],
+  ['actlr_5fdodmbs_5fmsk',['ACTLR_DODMBS_Msk',['../group__CMSIS__ACTLR__BITS.html#ga88a85e6310334edb190a6e9298ae98b7',1,'core_ca.h']]],
+  ['actlr_5fdodmbs_5fpos',['ACTLR_DODMBS_Pos',['../group__CMSIS__ACTLR__BITS.html#ga96eb411770c8e2b87f5e62b95e50ee02',1,'core_ca.h']]],
+  ['actlr_5fdwbst_5fmsk',['ACTLR_DWBST_Msk',['../group__CMSIS__ACTLR__BITS.html#gab948ab9af88a9357e2e383d948e9dc7e',1,'core_ca.h']]],
+  ['actlr_5fdwbst_5fpos',['ACTLR_DWBST_Pos',['../group__CMSIS__ACTLR__BITS.html#ga4ca2a9236b157d3f9405cf8c398897a2',1,'core_ca.h']]],
+  ['actlr_5fexcl_5fmsk',['ACTLR_EXCL_Msk',['../group__CMSIS__ACTLR__BITS.html#ga8b704419a7ed130ecbee00de9fd72d55',1,'core_ca.h']]],
+  ['actlr_5fexcl_5fpos',['ACTLR_EXCL_Pos',['../group__CMSIS__ACTLR__BITS.html#ga17dcfbcdf5db82900354db5440699701',1,'core_ca.h']]],
+  ['actlr_5ffw_5fmsk',['ACTLR_FW_Msk',['../group__CMSIS__ACTLR__BITS.html#ga53ea0cfa2dd5cb51d9f9de21e4d2dbf1',1,'core_ca.h']]],
+  ['actlr_5ffw_5fpos',['ACTLR_FW_Pos',['../group__CMSIS__ACTLR__BITS.html#ga89b1a661668534177bc9679149a692ce',1,'core_ca.h']]],
+  ['actlr_5fl1pctl_5fmsk',['ACTLR_L1PCTL_Msk',['../group__CMSIS__ACTLR__BITS.html#gad701fa3ff69b89ba185b7482e81cb6fd',1,'core_ca.h']]],
+  ['actlr_5fl1pctl_5fpos',['ACTLR_L1PCTL_Pos',['../group__CMSIS__ACTLR__BITS.html#ga546f1f2bbf7344bad6522205257f17ae',1,'core_ca.h']]],
+  ['actlr_5fl1pe_5fmsk',['ACTLR_L1PE_Msk',['../group__CMSIS__ACTLR__BITS.html#ga969c20495fe3e50e8c2a73454688a674',1,'core_ca.h']]],
+  ['actlr_5fl1pe_5fpos',['ACTLR_L1PE_Pos',['../group__CMSIS__ACTLR__BITS.html#ga65c3c81261a2aa26022f6bb967c4e56b',1,'core_ca.h']]],
+  ['actlr_5fl1radis_5fmsk',['ACTLR_L1RADIS_Msk',['../group__CMSIS__ACTLR__BITS.html#ga6aafd83ca6c02f705def8edc8c064c04',1,'core_ca.h']]],
+  ['actlr_5fl1radis_5fpos',['ACTLR_L1RADIS_Pos',['../group__CMSIS__ACTLR__BITS.html#gaf8b306b854ecd78110cf944d414644a1',1,'core_ca.h']]],
+  ['actlr_5fl2radis_5fmsk',['ACTLR_L2RADIS_Msk',['../group__CMSIS__ACTLR__BITS.html#gad84b20f4f5d1979bb000a14a582cad12',1,'core_ca.h']]],
+  ['actlr_5fl2radis_5fpos',['ACTLR_L2RADIS_Pos',['../group__CMSIS__ACTLR__BITS.html#ga505f33bbe45bbcaa9fcb738cb30daf4e',1,'core_ca.h']]],
+  ['actlr_5fparity_5fmsk',['ACTLR_PARITY_Msk',['../group__CMSIS__ACTLR__BITS.html#gadec8e5d68791dc4749bf3f075a3559fb',1,'core_ca.h']]],
+  ['actlr_5fparity_5fpos',['ACTLR_PARITY_Pos',['../group__CMSIS__ACTLR__BITS.html#ga8300a65b41aa3f5c69c7cc713c847749',1,'core_ca.h']]],
+  ['actlr_5fradis_5fmsk',['ACTLR_RADIS_Msk',['../group__CMSIS__ACTLR__BITS.html#gac6aea849e5320c0e93321d5d8b0c117c',1,'core_ca.h']]],
+  ['actlr_5fradis_5fpos',['ACTLR_RADIS_Pos',['../group__CMSIS__ACTLR__BITS.html#gaf7a424f7f8c4f46592ce8f47f4bced44',1,'core_ca.h']]],
+  ['actlr_5frsdis_5fmsk',['ACTLR_RSDIS_Msk',['../group__CMSIS__ACTLR__BITS.html#ga8487babc3514e2bb8f3d524e5f80d95f',1,'core_ca.h']]],
+  ['actlr_5frsdis_5fpos',['ACTLR_RSDIS_Pos',['../group__CMSIS__ACTLR__BITS.html#ga4412a55ce52db3c5a4f035fcd0e350c6',1,'core_ca.h']]],
+  ['actlr_5fsmp_5fmsk',['ACTLR_SMP_Msk',['../group__CMSIS__ACTLR__BITS.html#gac6dcc315f6c4527434b9b0e4106771d8',1,'core_ca.h']]],
+  ['actlr_5fsmp_5fpos',['ACTLR_SMP_Pos',['../group__CMSIS__ACTLR__BITS.html#ga8cb19db067cca1e064189b27b1f1bcbf',1,'core_ca.h']]],
+  ['actlr_5ftype',['ACTLR_Type',['../unionACTLR__Type.html',1,'']]],
+  ['actlr_5fwflzm_5fmsk',['ACTLR_WFLZM_Msk',['../group__CMSIS__ACTLR__BITS.html#gae5a89cb553773b10e86a9c826f11179f',1,'core_ca.h']]],
+  ['actlr_5fwflzm_5fpos',['ACTLR_WFLZM_Pos',['../group__CMSIS__ACTLR__BITS.html#ga104112fe1d88dde49635e9b0f9530306',1,'core_ca.h']]],
+  ['address_5ffilter_5fend',['ADDRESS_FILTER_END',['../structL2C__310__TypeDef.html#a956e7653f25ae52ac9534eb0e1d94c8c',1,'L2C_310_TypeDef']]],
+  ['address_5ffilter_5fstart',['ADDRESS_FILTER_START',['../structL2C__310__TypeDef.html#ae3f752040cdfcabd337b3f0359216b11',1,'L2C_310_TypeDef']]],
+  ['aeoir',['AEOIR',['../structGICInterface__Type.html#a89d5a920c2b91b4b7bd0312ba4c38a89',1,'GICInterface_Type']]],
+  ['afe',['AFE',['../unionSCTLR__Type.html#ae5a729bf64a6de4cbfa42c1a7d254535',1,'SCTLR_Type']]],
+  ['ahppir',['AHPPIR',['../structGICInterface__Type.html#a12f25dec95ab3dd13a477573fab4b9c8',1,'GICInterface_Type']]],
+  ['aiar',['AIAR',['../structGICInterface__Type.html#a849e9ead6e9ced78dc6f0ba9256dd5a6',1,'GICInterface_Type']]],
+  ['aow',['AOW',['../unionACTLR__Type.html#a3f235030777fe4e20477063df416b515',1,'ACTLR_Type']]],
+  ['apr',['APR',['../structGICInterface__Type.html#aebae4bdcd3930372d639b85c5c9301e8',1,'GICInterface_Type']]],
+  ['armca9_2eh',['ARMCA9.h',['../ARMCA9_8h.html',1,'']]],
+  ['asedis',['ASEDIS',['../unionCPACR__Type.html#a792fabd71db2311eefbc9b896db37986',1,'CPACR_Type']]],
+  ['aux_5fcnt',['AUX_CNT',['../structL2C__310__TypeDef.html#a4f7bc7277a5baa1d804913e41b8200be',1,'L2C_310_TypeDef']]],
+  ['auxiliary_20control_20register_20_28actlr_29',['Auxiliary Control Register (ACTLR)',['../group__CMSIS__ACTLR.html',1,'']]],
+  ['actlr_20bits',['ACTLR Bits',['../group__CMSIS__ACTLR__BITS.html',1,'']]],
+  ['actlr_20bits',['ACTLR Bits',['../group__CMSIS__DFSR__BITS.html',1,'']]]
+];