summaryrefslogtreecommitdiff
path: root/docs/Core
diff options
context:
space:
mode:
authorrihab kouki <rihab.kouki@st.com>2020-07-28 11:24:49 +0100
committerrihab kouki <rihab.kouki@st.com>2020-07-28 11:24:49 +0100
commit96d6da4e252b06dcfdc041e7df23e86161c33007 (patch)
treea262f59bb1db7ec7819acae435f5049cbe5e2354 /docs/Core
parent9f95ff5b6ba01db09552b84a0ab79607060a2666 (diff)
downloadst-cmsis-core-lowfat-96d6da4e252b06dcfdc041e7df23e86161c33007.tar.gz
st-cmsis-core-lowfat-96d6da4e252b06dcfdc041e7df23e86161c33007.tar.bz2
st-cmsis-core-lowfat-96d6da4e252b06dcfdc041e7df23e86161c33007.zip
Official ARM version: v5.6.0HEADmaster
Diffstat (limited to 'docs/Core')
-rw-r--r--docs/Core/html/annotated.html4
-rw-r--r--docs/Core/html/classes.html4
-rw-r--r--docs/Core/html/cmsis.css2
-rw-r--r--docs/Core/html/coreMISRA_Exceptions_pg.html51
-rw-r--r--docs/Core/html/core_revisionHistory.html24
-rw-r--r--docs/Core/html/deprecated.html12
-rw-r--r--docs/Core/html/device_h_pg.html18
-rw-r--r--docs/Core/html/functions.html9
-rw-r--r--docs/Core/html/functions_vars.html9
-rw-r--r--docs/Core/html/globals.html39
-rw-r--r--docs/Core/html/globals_a.html86
-rw-r--r--docs/Core/html/globals_b.html4
-rw-r--r--docs/Core/html/globals_c.html4
-rw-r--r--docs/Core/html/globals_d.html4
-rw-r--r--docs/Core/html/globals_defs.html77
-rw-r--r--docs/Core/html/globals_enum.html4
-rw-r--r--docs/Core/html/globals_eval.html4
-rw-r--r--docs/Core/html/globals_func.html6
-rw-r--r--docs/Core/html/globals_func_a.html48
-rw-r--r--docs/Core/html/globals_func_i.html4
-rw-r--r--docs/Core/html/globals_func_n.html4
-rw-r--r--docs/Core/html/globals_func_s.html4
-rw-r--r--docs/Core/html/globals_func_t.html4
-rw-r--r--docs/Core/html/globals_h.html4
-rw-r--r--docs/Core/html/globals_i.html4
-rw-r--r--docs/Core/html/globals_m.html4
-rw-r--r--docs/Core/html/globals_n.html4
-rw-r--r--docs/Core/html/globals_p.html4
-rw-r--r--docs/Core/html/globals_s.html4
-rw-r--r--docs/Core/html/globals_t.html4
-rw-r--r--docs/Core/html/globals_u.html4
-rw-r--r--docs/Core/html/globals_vars.html4
-rw-r--r--docs/Core/html/globals_w.html4
-rw-r--r--docs/Core/html/group__Core__Register__gr.html4
-rw-r--r--docs/Core/html/group__Dcache__functions__m7.html4
-rw-r--r--docs/Core/html/group__ITM__Debug__gr.html6
-rw-r--r--docs/Core/html/group__Icache__functions__m7.html4
-rw-r--r--docs/Core/html/group__NVIC__gr.html4
-rw-r--r--docs/Core/html/group__SysTick__gr.html4
-rw-r--r--docs/Core/html/group__cache__functions__m7.html4
-rw-r--r--docs/Core/html/group__compiler__conntrol__gr.html204
-rw-r--r--docs/Core/html/group__compiler__conntrol__gr.js8
-rw-r--r--docs/Core/html/group__context__trustzone__functions.html6
-rw-r--r--docs/Core/html/group__coreregister__trustzone__functions.html6
-rw-r--r--docs/Core/html/group__fpu__functions.html4
-rw-r--r--docs/Core/html/group__intrinsic__CPU__gr.html22
-rw-r--r--docs/Core/html/group__intrinsic__CPU__gr.js2
-rw-r--r--docs/Core/html/group__intrinsic__SIMD__gr.html4
-rw-r--r--docs/Core/html/group__mpu8__functions.html1142
-rw-r--r--docs/Core/html/group__mpu8__functions.js39
-rw-r--r--docs/Core/html/group__mpu__defines.html6
-rw-r--r--docs/Core/html/group__mpu__functions.html59
-rw-r--r--docs/Core/html/group__mpu__functions.js4
-rw-r--r--docs/Core/html/group__nvic__trustzone__functions.html6
-rw-r--r--docs/Core/html/group__peripheral__gr.html4
-rw-r--r--docs/Core/html/group__sau__trustzone__functions.html6
-rw-r--r--docs/Core/html/group__system__init__gr.html6
-rw-r--r--docs/Core/html/group__systick__trustzone__functions.html6
-rw-r--r--docs/Core/html/group__trustzone__functions.html12
-rw-r--r--docs/Core/html/group__version__control__depricated__gr.html204
-rw-r--r--docs/Core/html/group__version__control__depricated__gr.js6
-rw-r--r--docs/Core/html/group__version__control__gr.html22
-rw-r--r--docs/Core/html/group__version__control__gr.js1
-rw-r--r--docs/Core/html/index.doxyidx518
-rw-r--r--docs/Core/html/index.html26
-rw-r--r--docs/Core/html/modules.html50
-rw-r--r--docs/Core/html/modules.js5
-rw-r--r--docs/Core/html/navtree.js6
-rw-r--r--docs/Core/html/navtreeindex0.js148
-rw-r--r--docs/Core/html/navtreeindex1.js166
-rw-r--r--docs/Core/html/navtreeindex2.js44
-rw-r--r--docs/Core/html/pages.html19
-rw-r--r--docs/Core/html/partition_h_pg.html4
-rw-r--r--docs/Core/html/regMap_pg.html4
-rw-r--r--docs/Core/html/search/all_0.js13
-rw-r--r--docs/Core/html/search/all_1.js38
-rw-r--r--docs/Core/html/search/all_10.js3
-rw-r--r--docs/Core/html/search/all_11.js2
-rw-r--r--docs/Core/html/search/all_13.js1
-rw-r--r--docs/Core/html/search/all_a.js3
-rw-r--r--docs/Core/html/search/all_f.js4
-rw-r--r--docs/Core/html/search/files_3.js1
-rw-r--r--docs/Core/html/search/functions_0.js2
-rw-r--r--docs/Core/html/search/functions_1.js23
-rw-r--r--docs/Core/html/search/groups_4.js3
-rw-r--r--docs/Core/html/search/groups_9.js2
-rw-r--r--docs/Core/html/search/groups_a.js1
-rw-r--r--docs/Core/html/search/pages_6.js3
-rw-r--r--docs/Core/html/search/search.css59
-rw-r--r--docs/Core/html/search/variables_e.js3
-rw-r--r--docs/Core/html/startup_c_pg.html319
-rw-r--r--docs/Core/html/startup_s_pg.html26
-rw-r--r--docs/Core/html/structARM__MPU__Region__t.html37
-rw-r--r--docs/Core/html/structARM__MPU__Region__t.js3
-rw-r--r--docs/Core/html/structCoreDebug__Type.html4
-rw-r--r--docs/Core/html/structDWT__Type.html4
-rw-r--r--docs/Core/html/structFPU__Type.html4
-rw-r--r--docs/Core/html/structITM__Type.html4
-rw-r--r--docs/Core/html/structMPU__Type.html6
-rw-r--r--docs/Core/html/structNVIC__Type.html4
-rw-r--r--docs/Core/html/structSCB__Type.html4
-rw-r--r--docs/Core/html/structSCnSCB__Type.html4
-rw-r--r--docs/Core/html/structSysTick__Type.html4
-rw-r--r--docs/Core/html/structTPI__Type.html4
-rw-r--r--docs/Core/html/system_c_pg.html4
-rw-r--r--docs/Core/html/templates_pg.html21
-rw-r--r--docs/Core/html/templates_pg.js5
-rw-r--r--docs/Core/html/unionAPSR__Type.html4
-rw-r--r--docs/Core/html/unionCONTROL__Type.html4
-rw-r--r--docs/Core/html/unionIPSR__Type.html4
-rw-r--r--docs/Core/html/unionxPSR__Type.html4
-rw-r--r--docs/Core/html/using_ARM_pg.html5
-rw-r--r--docs/Core/html/using_CMSIS.html9
-rw-r--r--docs/Core/html/using_TrustZone_pg.html6
-rw-r--r--docs/Core/html/using_VTOR_pg.html14
-rw-r--r--docs/Core/html/using_pg.html23
116 files changed, 3158 insertions, 797 deletions
diff --git a/docs/Core/html/annotated.html b/docs/Core/html/annotated.html
index ad4b9ea..cd9eb9e 100644
--- a/docs/Core/html/annotated.html
+++ b/docs/Core/html/annotated.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -141,7 +141,7 @@ $(document).ready(function(){initNavTree('annotated.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/classes.html b/docs/Core/html/classes.html
index 470e04e..f3597d5 100644
--- a/docs/Core/html/classes.html
+++ b/docs/Core/html/classes.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -144,7 +144,7 @@ $(document).ready(function(){initNavTree('classes.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/cmsis.css b/docs/Core/html/cmsis.css
index bba1010..586d4d2 100644
--- a/docs/Core/html/cmsis.css
+++ b/docs/Core/html/cmsis.css
@@ -1148,7 +1148,7 @@ dl.section dd {
.image
{
- text-align: center;
+ text-align: left;
}
.dotgraph
diff --git a/docs/Core/html/coreMISRA_Exceptions_pg.html b/docs/Core/html/coreMISRA_Exceptions_pg.html
index d6b95dc..924ec18 100644
--- a/docs/Core/html/coreMISRA_Exceptions_pg.html
+++ b/docs/Core/html/coreMISRA_Exceptions_pg.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -111,58 +111,13 @@ $(document).ready(function(){initNavTree('coreMISRA_Exceptions_pg.html','');});
<div class="title">MISRA-C Deviations </div> </div>
</div><!--header-->
<div class="contents">
-<div class="textblock"><p>CMSIS-Core (Cortex-M) uses the common coding rules for CMSIS components that are documented under <a href="../../General/html/index.html"><b>Introduction</b></a>.</p>
-<p>CMSIS-Core (Cortex-M) violates the following MISRA-C:2004 rules:</p>
-<ul>
-<li>Required Rule 8.5, object/function definition in header file.<br/>
- Violated since function definitions in header files are used for function inlining'.</li>
-<li>Advisory Rule 12.4, Side effects on right hand side of logical operator.<br/>
- Violated because volatile is used for core register definitions.</li>
-<li>Advisory Rule 14.7, Return statement before end of function.<br/>
- Violated to simplify code logic.</li>
-<li>Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br/>
- Violated since unions are used for effective representation of core registers.</li>
-<li>Advisory Rule 19.4, Disallowed definition for macro.<br/>
- Violated since macros are used for assembler keywords.</li>
-<li>Advisory Rule 19.7, Function-like macro defined.<br/>
- Violated since function-like macros are used to generate more efficient code.</li>
-<li>Advisory Rule 19.16, all preprocessing directives must be valid.<br/>
- Violated to set default settings for macros.</li>
-</ul>
-<p>CMSIS-Core (Cortex-M) violates the following MISRA-C:2012 rules:</p>
-<ul>
-<li>Directive 4.9, function-like macro defined.<br/>
- Violated since function-like macros are used to generate more efficient code.</li>
-<li>Rule 1.3, multiple use of '#/##' operators in macro definition.<br/>
- Violated since function-like macros are used to generate more efficient code.</li>
-<li>Rule 11.4, conversion between a pointer and integer type.<br/>
- Violated because of core register access.</li>
-<li>Rule 11.6, cast from unsigned long to pointer.<br/>
- Violated because of core register access.</li>
-<li>Rule 13.5, side effects on right hand side of logical operator.<br/>
- Violated because of shift operand is used in macros and functions.</li>
-<li>Rule 14.4, conditional expression should have essentially Boolean type.<br/>
- Violated since macros with several instructions are used.</li>
-<li>Rule 15.5, return statement before end of function.<br/>
- Violated to simplify code logic.</li>
-<li>Rule 20.10, '#/##' operators used.<br/>
- Violated since function-like macros are used to generate more efficient code.</li>
-<li>Rule 21.1, reserved to the compiler.<br/>
- Violated since macros with leading underscores are used.</li>
-</ul>
-<p>&lt;device&gt;.h files generated by <b>SVDConv.exe</b> violate the following MISRA-C:2004 rules:</p>
-<ul>
-<li>Advisory Rule 20.2, Re-use of C90 identifier pattern.<br/>
- Violated since CMSIS macros begin with '__'. Since CMSIS is developed and verified with various compilers this approach is acceptable and avoids conflicts with user symbols.</li>
-<li>Advisory Rule 19.1, Declaration before #include.<br/>
- Violated since Interrupt Number Definition Type (IRQn_Type) must be defined before including the core header file. </li>
-</ul>
+<div class="textblock"><p>CMSIS-Core (Cortex-M) uses the common coding rules for CMSIS components that are documented under <a href="../../General/html/index.html"><b>Introduction</b></a> . </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/core_revisionHistory.html b/docs/Core/html/core_revisionHistory.html
index 0016702..a4a3f03 100644
--- a/docs/Core/html/core_revisionHistory.html
+++ b/docs/Core/html/core_revisionHistory.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -115,27 +115,33 @@ $(document).ready(function(){initNavTree('core_revisionHistory.html','');});
<tr>
<th>Version </th><th>Description </th></tr>
<tr>
+<td>V5.3.0 </td><td>Added: Provisions for compiler-independent C startup code. </td></tr>
+<tr>
+<td>V5.2.1 </td><td>Fixed: Compilation issue in cmsis_armclang_ltm.h introduced in 5.2.0 </td></tr>
+<tr>
+<td>V5.2.0 </td><td>Added: Cortex-M35P support.<br/>
+ Added: Cortex-M1 support.<br/>
+ Added: Armv8.1 architecture support.<br/>
+ Added: <a class="el" href="group__compiler__conntrol__gr.html#ga378ac21329d33f561f90265eef89f564">__RESTRICT</a> and <a class="el" href="group__compiler__conntrol__gr.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> compiler control macros. </td></tr>
+<tr>
<td>V5.1.2 </td><td>Removed using get/set built-ins FPSCR in GCC &gt;= 7.2 due to shortcomings.<br/>
Added __NO_RETURN to __NVIC_SystemReset() to silence compiler warnings.<br/>
Added support for Cortex-M1 (beta). <br/>
Removed usage of register keyword. <br/>
Added defines for EXC_RETURN, FNC_RETURN and integrity signature values. <br/>
- Enhanced MPUv7 API with defines for memory access attributes.<br/>
- </td></tr>
+ Enhanced MPUv7 API with defines for memory access attributes. </td></tr>
<tr>
-<td>V5.1.1 </td><td>Aligned MSPLIM and PSPLIM access functions along supported compilers.<br/>
- </td></tr>
+<td>V5.1.1 </td><td>Aligned MSPLIM and PSPLIM access functions along supported compilers. </td></tr>
<tr>
<td>V5.1.0 </td><td>Added MPU Functions for ARMv8-M for Cortex-M23/M33.<br/>
Moved __SSAT and __USAT intrinsics to CMSIS-Core.<br/>
- Aligned __REV, __REV16 and __REVSH intrinsics along supported compilers.<br/>
- </td></tr>
+ Aligned __REV, __REV16 and __REVSH intrinsics along supported compilers. </td></tr>
<tr>
<td>V5.0.2 </td><td>Added macros <a class="el" href="group__compiler__conntrol__gr.html#gabe8693a7200e573101551d49a1772fb9">__UNALIGNED_UINT16_READ</a>, <a class="el" href="group__compiler__conntrol__gr.html#gadb9cd73446f7e11e92383cd327a23407">__UNALIGNED_UINT16_WRITE</a>.<br/>
Added macros <a class="el" href="group__compiler__conntrol__gr.html#ga254322c344d954c9f829719a50a88e87">__UNALIGNED_UINT32_READ</a>, <a class="el" href="group__compiler__conntrol__gr.html#gabb2180285c417aa9120a360c51f64b4b">__UNALIGNED_UINT32_WRITE</a>.<br/>
Deprecated macro <a class="el" href="group__compiler__conntrol__gr.html#ga27fd2ec6767ca1ab66d36b5cc0103268">__UNALIGNED_UINT32</a>.<br/>
Changed <a class="el" href="group__version__control__gr.html">Version Control</a> macros to be core agnostic. <br/>
- Added <a class="el" href="group__mpu__functions.html">MPU Functions for Armv7-M</a> for Cortex-M0+/M3/M4/M7. </td></tr>
+ Added <a class="el" href="group__mpu__functions.html">MPU Functions for Armv6-M/v7-M</a> for Cortex-M0+/M3/M4/M7. </td></tr>
<tr>
<td>V5.0.1 </td><td>Added: macro <a class="el" href="group__compiler__conntrol__gr.html#ga4dbb70fab85207c27b581ecb6532b314">__PACKED_STRUCT</a>. <br/>
Added: uVisor support. <br/>
@@ -262,7 +268,7 @@ Beta 1 </td><td>Renamed: cmsis_armcc_V6.h to cmsis_armclang.h.<br/>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/deprecated.html b/docs/Core/html/deprecated.html
index f8b5907..bbc12bc 100644
--- a/docs/Core/html/deprecated.html
+++ b/docs/Core/html/deprecated.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -112,23 +112,17 @@ $(document).ready(function(){initNavTree('deprecated.html','');});
</div><!--header-->
<div class="contents">
<div class="textblock"><dl class="reflist">
-<dt><a class="anchor" id="_deprecated000004"></a>Global <a class="el" href="group__compiler__conntrol__gr.html#ga27fd2ec6767ca1ab66d36b5cc0103268">__UNALIGNED_UINT32</a> </dt>
+<dt><a class="anchor" id="_deprecated000001"></a>Global <a class="el" href="group__compiler__conntrol__gr.html#ga27fd2ec6767ca1ab66d36b5cc0103268">__UNALIGNED_UINT32</a> </dt>
<dd><p class="startdd">Do not use this macro. It has been superseded by <a class="el" href="group__compiler__conntrol__gr.html#ga254322c344d954c9f829719a50a88e87">__UNALIGNED_UINT32_READ</a>, <a class="el" href="group__compiler__conntrol__gr.html#gabb2180285c417aa9120a360c51f64b4b">__UNALIGNED_UINT32_WRITE</a> and will be removed in the future.</p>
<p class="enddd"></p>
</dd>
-<dt><a class="anchor" id="_deprecated000003"></a>Global <a class="el" href="group__version__control__depricated__gr.html#gabea7df329b150f620ee42f9d82516241">__XXX_CMSIS_VERSION</a> </dt>
-<dd>Only rely on this define for CMSIS 5.0 and before. </dd>
-<dt><a class="anchor" id="_deprecated000001"></a>Global <a class="el" href="group__version__control__depricated__gr.html#ga2ecc1658e18eb1a0be7959e33b836d05">__XXX_CMSIS_VERSION_MAIN</a> </dt>
-<dd>Only rely on this define for CMSIS 5.0 and before. </dd>
-<dt><a class="anchor" id="_deprecated000002"></a>Global <a class="el" href="group__version__control__depricated__gr.html#ga962096f43e0d194f0b79021964c57fbd">__XXX_CMSIS_VERSION_SUB</a> </dt>
-<dd>Only rely on this define for CMSIS 5.0 and before. </dd>
</dl>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/device_h_pg.html b/docs/Core/html/device_h_pg.html
index d72aff3..6f3dc2e 100644
--- a/docs/Core/html/device_h_pg.html
+++ b/docs/Core/html/device_h_pg.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -124,7 +124,7 @@ Interrupt Number Definition</h1>
<p><a class="el" href="device_h_pg.html">Device Header File &lt;device.h&gt;</a> contains the enumeration <a class="el" href="group__NVIC__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> that defines all exceptions and interrupts of the device.</p>
<ul>
<li>Negative IRQn values represent processor core exceptions (internal interrupts).</li>
-<li>Positive IRQn values represent device-specific exceptions (external interrupts). The first device-specific interrupt has the IRQn value 0. The IRQn values needs extension to reflect the device-specific interrupt vector table in the <a class="el" href="startup_s_pg.html">Startup File startup_&lt;device&gt;.s</a>.</li>
+<li>Positive IRQn values represent device-specific exceptions (external interrupts). The first device-specific interrupt has the IRQn value 0. The IRQn values needs extension to reflect the device-specific interrupt vector table in the <a class="el" href="startup_s_pg.html">Startup File startup_&lt;device&gt;.s (deprecated)</a>.</li>
</ul>
<p><b>Example:</b> </p>
<p>The following example shows the extension of the interrupt vector table for the LPC1100 device family.</p>
@@ -277,7 +277,7 @@ Configuration of the Processor and Core Peripherals</h1>
<tr>
<td>__Vendor_SysTickConfig </td><td>0 .. 1 </td><td>0 </td><td>If this define is set to 1, then the default <b>SysTick_Config</b> function is excluded. In this case, the file <em><b>device.h</b></em> must contain a vendor specific implementation of this function. </td></tr>
</table>
-<p><b>core_CM33.h</b> or <b>core_ARMv8MML.h</b> </p>
+<p><b>core_CM33.h</b> or <b>core_cm35p.h</b> or <b>core_ARMv8MML.h</b> </p>
<table class="cmtable">
<tr>
<th>#define </th><th>Value Range </th><th>Default </th><th>Description </th></tr>
@@ -321,6 +321,12 @@ CMSIS Version and Processor Information</h1>
<div class="line"><span class="preprocessor"> __CM0P_CMSIS_VERSION_SUB ) </span><span class="comment">/* CMSIS HAL version number */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor"></span> </div>
<div class="line"><span class="preprocessor">#define __CORTEX_M (0U) </span><span class="comment">/* Cortex-M Core */</span><span class="preprocessor"></span></div>
+</div><!-- fragment --><p><b>core_cm1.h</b> </p>
+<div class="fragment"><div class="line"><span class="preprocessor">#define __CM1_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) </span></div>
+<div class="line"><span class="preprocessor">#define __CM1_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) </span></div>
+<div class="line"><span class="preprocessor">#define __CM1_CMSIS_VERSION ((__CM1_CMSIS_VERSION_MAIN &lt;&lt; 16U) | \</span></div>
+<div class="line"><span class="preprocessor"> __CM1_CMSIS_VERSION_SUB ) </span></div>
+<div class="line"><span class="preprocessor">#define __CORTEX_M (1U) </span></div>
</div><!-- fragment --><p><b>core_cm3.h</b> </p>
<div class="fragment"><div class="line"><span class="preprocessor">#define __CM3_CMSIS_VERSION_MAIN (5U) </span><span class="comment">/* [31:16] CMSIS HAL main version */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor"></span><span class="preprocessor">#define __CM3_CMSIS_VERSION_SUB (0U) </span><span class="comment">/* [15:0] CMSIS HAL sub version */</span><span class="preprocessor"></span></div>
@@ -347,14 +353,14 @@ CMSIS Version and Processor Information</h1>
<div class="line"><span class="preprocessor"></span><span class="preprocessor">#define __SC000_CMSIS_VERSION_SUB (0U) </span><span class="comment">/* [15:0] CMSIS HAL sub version */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor"></span><span class="preprocessor">#define __SC000_CMSIS_VERSION ((__SC000_CMSIS_VERSION_MAIN &lt;&lt; 16U) | \</span></div>
<div class="line"><span class="preprocessor"> __SC000_CMSIS_VERSION_SUB ) </span><span class="comment">/* CMSIS HAL version number */</span><span class="preprocessor"></span></div>
-<div class="line"><span class="preprocessor"></span> </div>
+<div class="line"><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor">#define __CORTEX_SC (0U) </span><span class="comment">/* Cortex secure core */</span><span class="preprocessor"></span></div>
</div><!-- fragment --><p><b>core_sc300.h</b> </p>
<div class="fragment"><div class="line"><span class="preprocessor">#define __SC300_CMSIS_VERSION_MAIN (5U) </span><span class="comment">/* [31:16] CMSIS HAL main version */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor"></span><span class="preprocessor">#define __SC300_CMSIS_VERSION_SUB (0U) </span><span class="comment">/* [15:0] CMSIS HAL sub version */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor"></span><span class="preprocessor">#define __SC300_CMSIS_VERSION ((__SC300_CMSIS_VERSION_MAIN &lt;&lt; 16U) | \</span></div>
<div class="line"><span class="preprocessor"> __SC300_CMSIS_VERSION_SUB ) </span><span class="comment">/* CMSIS HAL version number */</span><span class="preprocessor"></span></div>
-<div class="line"><span class="preprocessor"></span> </div>
+<div class="line"><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor">#define __CORTEX_SC (300U) </span><span class="comment">/* Cortex secure core */</span><span class="preprocessor"></span></div>
</div><!-- fragment --><p><b>core_ARMv8MBL.h</b> </p>
<div class="fragment"><div class="line"><span class="preprocessor">#define __ARMv8MBL_CMSIS_VERSION_MAIN (5U) </span><span class="comment">/* [31:16] CMSIS HAL main version */</span><span class="preprocessor"></span></div>
@@ -643,7 +649,7 @@ typedef struct
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="templates_pg.html">CMSIS-Core Device Templates</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/functions.html b/docs/Core/html/functions.html
index e217893..521853d 100644
--- a/docs/Core/html/functions.html
+++ b/docs/Core/html/functions.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -517,7 +517,7 @@ $(document).ready(function(){initNavTree('functions.html','');});
: <a class="el" href="structMPU__Type.html#a7d15172b163797736a6c6b4dcc0fa3dd">MPU_Type</a>
</li>
<li>RBAR
-: <a class="el" href="structARM__MPU__Region__t.html#aa5e3c6aeaddbc0c283085dc971dd1a22">ARM_MPU_Region_t</a>
+: <a class="el" href="structARM__MPU__Region__t.html#afe7a7721aa08988d915670efa432cdd2">ARM_MPU_Region_t</a>
, <a class="el" href="structMPU__Type.html#a990c609b26d990b8ba832b110adfd353">MPU_Type</a>
</li>
<li>RBAR_A1
@@ -561,6 +561,9 @@ $(document).ready(function(){initNavTree('functions.html','');});
<li>RESERVED7
: <a class="el" href="structTPI__Type.html#a476ca23fbc9480f1697fbec871130550">TPI_Type</a>
</li>
+<li>RLAR
+: <a class="el" href="structARM__MPU__Region__t.html#ab5d3a650dbffd0b272bf7df5b140e8a8">ARM_MPU_Region_t</a>
+</li>
<li>RNR
: <a class="el" href="structMPU__Type.html#a2f7a117a12cb661c76edc4765453f05c">MPU_Type</a>
</li>
@@ -668,7 +671,7 @@ $(document).ready(function(){initNavTree('functions.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/functions_vars.html b/docs/Core/html/functions_vars.html
index a5f74d8..fdc2ef2 100644
--- a/docs/Core/html/functions_vars.html
+++ b/docs/Core/html/functions_vars.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -517,7 +517,7 @@ $(document).ready(function(){initNavTree('functions_vars.html','');});
: <a class="el" href="structMPU__Type.html#a7d15172b163797736a6c6b4dcc0fa3dd">MPU_Type</a>
</li>
<li>RBAR
-: <a class="el" href="structARM__MPU__Region__t.html#aa5e3c6aeaddbc0c283085dc971dd1a22">ARM_MPU_Region_t</a>
+: <a class="el" href="structARM__MPU__Region__t.html#afe7a7721aa08988d915670efa432cdd2">ARM_MPU_Region_t</a>
, <a class="el" href="structMPU__Type.html#a990c609b26d990b8ba832b110adfd353">MPU_Type</a>
</li>
<li>RBAR_A1
@@ -561,6 +561,9 @@ $(document).ready(function(){initNavTree('functions_vars.html','');});
<li>RESERVED7
: <a class="el" href="structTPI__Type.html#a476ca23fbc9480f1697fbec871130550">TPI_Type</a>
</li>
+<li>RLAR
+: <a class="el" href="structARM__MPU__Region__t.html#ab5d3a650dbffd0b272bf7df5b140e8a8">ARM_MPU_Region_t</a>
+</li>
<li>RNR
: <a class="el" href="structMPU__Type.html#a2f7a117a12cb661c76edc4765453f05c">MPU_Type</a>
</li>
@@ -668,7 +671,7 @@ $(document).ready(function(){initNavTree('functions_vars.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals.html b/docs/Core/html/globals.html
index c6085ac..73454d3 100644
--- a/docs/Core/html/globals.html
+++ b/docs/Core/html/globals.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -177,6 +177,9 @@ $(document).ready(function(){initNavTree('globals.html','');});
<li>__CM_CMSIS_VERSION_SUB
: <a class="el" href="group__version__control__gr.html#ga22083cbe7f0606cfd538ec12b2e41608">Ref_VersionControl.txt</a>
</li>
+<li>__COMPILER_BARRIER
+: <a class="el" href="group__compiler__conntrol__gr.html#ga6f053389e2958b5a239a54d4e4047bf5">Ref_CompilerControl.txt</a>
+</li>
<li>__CORTEX_M
: <a class="el" href="group__version__control__gr.html#ga63ea62503c88acab19fcf3d5743009e3">Ref_VersionControl.txt</a>
</li>
@@ -237,6 +240,9 @@ $(document).ready(function(){initNavTree('globals.html','');});
<li>__get_xPSR()
: <a class="el" href="group__Core__Register__gr.html#ga732e08184154f44a617963cc65ff95bd">Ref_CoreReg.txt</a>
</li>
+<li>__INITIAL_SP
+: <a class="el" href="group__compiler__conntrol__gr.html#ga1002e751427b1189f92787d4e4eef965">Ref_CompilerControl.txt</a>
+</li>
<li>__INLINE
: <a class="el" href="group__compiler__conntrol__gr.html#gade2d8d7118f8ff49547f60aa0c3382bb">Ref_CompilerControl.txt</a>
</li>
@@ -297,6 +303,9 @@ $(document).ready(function(){initNavTree('globals.html','');});
<li>__PKHTB()
: <a class="el" href="group__intrinsic__SIMD__gr.html#gafd8fe4a6d87e947caa81a69ec36c1666">Ref_cm4_simd.txt</a>
</li>
+<li>__PROGRAM_START
+: <a class="el" href="group__compiler__conntrol__gr.html#ga72db8b026c5e100254080fefabd9fd88">Ref_CompilerControl.txt</a>
+</li>
<li>__QADD()
: <a class="el" href="group__intrinsic__SIMD__gr.html#ga17b873f246c9f5e9355760ffef3dad4a">Ref_cm4_simd.txt</a>
</li>
@@ -324,6 +333,9 @@ $(document).ready(function(){initNavTree('globals.html','');});
<li>__RBIT()
: <a class="el" href="group__intrinsic__CPU__gr.html#gad6f9f297f6b91a995ee199fbc796b863">Ref_cmInstr.txt</a>
</li>
+<li>__RESTRICT
+: <a class="el" href="group__compiler__conntrol__gr.html#ga378ac21329d33f561f90265eef89f564">Ref_CompilerControl.txt</a>
+</li>
<li>__REV()
: <a class="el" href="group__intrinsic__CPU__gr.html#ga4717abc17af5ba29b1e4c055e0a0d9b8">Ref_cmInstr.txt</a>
</li>
@@ -331,7 +343,7 @@ $(document).ready(function(){initNavTree('globals.html','');});
: <a class="el" href="group__intrinsic__CPU__gr.html#gaeef6f853b6df3a365c838ee5b49a7a26">Ref_cmInstr.txt</a>
</li>
<li>__REVSH()
-: <a class="el" href="group__intrinsic__CPU__gr.html#ga1ec006e6d79063363cb0c2a2e0b3adbe">Ref_cmInstr.txt</a>
+: <a class="el" href="group__intrinsic__CPU__gr.html#ga211618c03a0bf3264a7b22ad626d4f0a">Ref_cmInstr.txt</a>
</li>
<li>__ROR()
: <a class="el" href="group__intrinsic__CPU__gr.html#gaf66beb577bb9d90424c3d1d7f684c024">Ref_cmInstr.txt</a>
@@ -456,6 +468,12 @@ $(document).ready(function(){initNavTree('globals.html','');});
<li>__SSUB8()
: <a class="el" href="group__intrinsic__SIMD__gr.html#gaba63bb52e1e93fb527e26f3d474da12e">Ref_cm4_simd.txt</a>
</li>
+<li>__STACK_LIMIT
+: <a class="el" href="group__compiler__conntrol__gr.html#ga84b0bad4aa39632d3faea46aa1e102a8">Ref_CompilerControl.txt</a>
+</li>
+<li>__STATIC_FORCEINLINE
+: <a class="el" href="group__compiler__conntrol__gr.html#gab904513442afdf77d4f8c74f23cbb040">Ref_CompilerControl.txt</a>
+</li>
<li>__STATIC_INLINE
: <a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">Ref_CompilerControl.txt</a>
</li>
@@ -645,6 +663,12 @@ $(document).ready(function(){initNavTree('globals.html','');});
<li>__UXTB16()
: <a class="el" href="group__intrinsic__SIMD__gr.html#gab41d713653b16f8d9fef44d14e397228">Ref_cm4_simd.txt</a>
</li>
+<li>__VECTOR_TABLE
+: <a class="el" href="group__compiler__conntrol__gr.html#gab94ebeb20055f1848d7b707d3c7cfc5d">Ref_CompilerControl.txt</a>
+</li>
+<li>__VECTOR_TABLE_ATTRIBUTE
+: <a class="el" href="group__compiler__conntrol__gr.html#ga4f65c96effa79fbd610fea43ee7d745b">Ref_CompilerControl.txt</a>
+</li>
<li>__WEAK
: <a class="el" href="group__compiler__conntrol__gr.html#gac607bf387b29162be6a9b77fc7999539">Ref_CompilerControl.txt</a>
</li>
@@ -654,15 +678,6 @@ $(document).ready(function(){initNavTree('globals.html','');});
<li>__WFI()
: <a class="el" href="group__intrinsic__CPU__gr.html#gaed91dfbf3d7d7b7fba8d912fcbeaad88">Ref_cmInstr.txt</a>
</li>
-<li>__XXX_CMSIS_VERSION
-: <a class="el" href="group__version__control__depricated__gr.html#gabea7df329b150f620ee42f9d82516241">Ref_VersionControl.txt</a>
-</li>
-<li>__XXX_CMSIS_VERSION_MAIN
-: <a class="el" href="group__version__control__depricated__gr.html#ga2ecc1658e18eb1a0be7959e33b836d05">Ref_VersionControl.txt</a>
-</li>
-<li>__XXX_CMSIS_VERSION_SUB
-: <a class="el" href="group__version__control__depricated__gr.html#ga962096f43e0d194f0b79021964c57fbd">Ref_VersionControl.txt</a>
-</li>
<li>_FLD2VAL
: <a class="el" href="group__peripheral__gr.html#ga139b6e261c981f014f386927ca4a8444">Ref_Peripheral.txt</a>
</li>
@@ -675,7 +690,7 @@ $(document).ready(function(){initNavTree('globals.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_a.html b/docs/Core/html/globals_a.html
index 16c8841..808fb74 100644
--- a/docs/Core/html/globals_a.html
+++ b/docs/Core/html/globals_a.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -141,23 +141,76 @@ $(document).ready(function(){initNavTree('globals_a.html','');});
<li>ARM_MPU_ACCESS_xxx
: <a class="el" href="group__mpu__defines.html#ga71d41084e984be70a23cb640fd89d1e2">Ref_MPU.txt</a>
</li>
+<li>ARM_MPU_AP_
+: <a class="el" href="group__mpu8__functions.html#ga81b2aa3fb55cdd5feadff02da10d391b">Ref_MPU8.txt</a>
+</li>
<li>ARM_MPU_AP_xxx
: <a class="el" href="group__mpu__defines.html#gabc4788126d7798469cb862a08d3050cc">Ref_MPU.txt</a>
</li>
+<li>ARM_MPU_ATTR
+: <a class="el" href="group__mpu8__functions.html#ga2c465cc9429b8233bcb9cd7cbef0e54c">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_ATTR_DEVICE
+: <a class="el" href="group__mpu8__functions.html#gab4bfac6284dc050dc6fa6aeb8e954c2c">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_ATTR_DEVICE_GRE
+: <a class="el" href="group__mpu8__functions.html#ga496bcd6a2bbd038d8935049fec9d0fda">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_ATTR_DEVICE_nGnRE
+: <a class="el" href="group__mpu8__functions.html#ga6e08ae44fab85e03fea96ae6a5fcdfb0">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_ATTR_DEVICE_nGnRnE
+: <a class="el" href="group__mpu8__functions.html#gabfa9ae279357044cf5b74e77af22a686">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_ATTR_DEVICE_nGRE
+: <a class="el" href="group__mpu8__functions.html#gadcc9977aabb4dc7177d30cbbac1b53d1">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_ATTR_MEMORY_
+: <a class="el" href="group__mpu8__functions.html#gac2f1c567950e3785d75773362b525390">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_ATTR_NON_CACHEABLE
+: <a class="el" href="group__mpu8__functions.html#ga03266f9660485693eb1baec6ba255ab2">Ref_MPU8.txt</a>
+</li>
<li>ARM_MPU_CACHEP_xxx
: <a class="el" href="group__mpu__defines.html#gab23596306119e7831847bd9683de3934">Ref_MPU.txt</a>
</li>
<li>ARM_MPU_ClrRegion()
: <a class="el" href="group__mpu__functions.html#ga9dcb0afddf4ac351f33f3c7a5169c62c">Ref_MPU.txt</a>
+, <a class="el" href="group__mpu8__functions.html#ga9dcb0afddf4ac351f33f3c7a5169c62c">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_ClrRegion_NS()
+: <a class="el" href="group__mpu8__functions.html#gac526bc5bfcf048ce57a44c0c0cdadbe4">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_ClrRegionEx()
+: <a class="el" href="group__mpu8__functions.html#ga01fa1151c9ec0ba5de76f908c0999316">Ref_MPU8.txt</a>
</li>
<li>ARM_MPU_Disable()
: <a class="el" href="group__mpu__functions.html#ga7cbc0a4a066ed90e85c8176228235d57">Ref_MPU.txt</a>
+, <a class="el" href="group__mpu8__functions.html#ga61814eba4652a0fdfb76bbe222086327">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_Disable_NS()
+: <a class="el" href="group__mpu8__functions.html#ga389f9b6049d176bc83f9964d3259b712">Ref_MPU8.txt</a>
</li>
<li>ARM_MPU_Enable()
: <a class="el" href="group__mpu__functions.html#ga31406efd492ec9a091a70ffa2d8a42fb">Ref_MPU.txt</a>
+, <a class="el" href="group__mpu8__functions.html#ga5a3f40314553baccdeea551f86d9a997">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_Enable_NS()
+: <a class="el" href="group__mpu8__functions.html#ga5866c75d6deb9148a1e9af6337eec50a">Ref_MPU8.txt</a>
</li>
<li>ARM_MPU_Load()
: <a class="el" href="group__mpu__functions.html#gafa27b26d5847fa8e465584e376b6078a">Ref_MPU.txt</a>
+, <a class="el" href="group__mpu8__functions.html#gaca76614e3091c7324aa9d60e634621bf">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_Load_NS()
+: <a class="el" href="group__mpu8__functions.html#ga7f8c6e09be98067d613e4df1832c543d">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_LoadEx()
+: <a class="el" href="group__mpu8__functions.html#gab6094419f2abd678f1f3b121cd115049">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_OrderedMemcpy()
+: <a class="el" href="group__mpu__functions.html#gac1a949403bf84eecaf407003fb553ae7">Ref_MPU.txt</a>
+, <a class="el" href="group__mpu8__functions.html#gac1a949403bf84eecaf407003fb553ae7">Ref_MPU8.txt</a>
</li>
<li>ARM_MPU_RASR
: <a class="el" href="group__mpu__functions.html#ga96b93785c92e2dbcb3a2356c25bf2adc">Ref_MPU.txt</a>
@@ -166,16 +219,43 @@ $(document).ready(function(){initNavTree('globals_a.html','');});
: <a class="el" href="group__mpu__functions.html#ga332ed5f8969dd4df6b61c6ae32ec36dc">Ref_MPU.txt</a>
</li>
<li>ARM_MPU_RBAR
-: <a class="el" href="group__mpu__functions.html#ga3fead12dc24a6d00ad53f55a042486ca">Ref_MPU.txt</a>
+: <a class="el" href="group__mpu8__functions.html#gafe39c2f98058bcac7e7e0501e64e7a9d">Ref_MPU8.txt</a>
+, <a class="el" href="group__mpu__functions.html#ga3fead12dc24a6d00ad53f55a042486ca">Ref_MPU.txt</a>
</li>
<li>ARM_MPU_REGION_SIZE_xxx
: <a class="el" href="group__mpu__defines.html#gadb0a92c0928c113120567e85ff1ba05c">Ref_MPU.txt</a>
</li>
+<li>ARM_MPU_RLAR
+: <a class="el" href="group__mpu8__functions.html#gaeaaa071276ba7956944e6c3dc05d677e">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_SetMemAttr()
+: <a class="el" href="group__mpu8__functions.html#gab5b3c0a53d19c09a5550f1d9071ae65c">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_SetMemAttr_NS()
+: <a class="el" href="group__mpu8__functions.html#ga5100a150a755902af2455a455a329ef9">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_SetMemAttrEx()
+: <a class="el" href="group__mpu8__functions.html#ga1799413f08a157d636a1491371c15ce2">Ref_MPU8.txt</a>
+</li>
<li>ARM_MPU_SetRegion()
: <a class="el" href="group__mpu__functions.html#ga16931f9ad84d7289e8218e169ae6db5d">Ref_MPU.txt</a>
+, <a class="el" href="group__mpu8__functions.html#ga6d7f220015c070c0e469948c1775ee3d">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_SetRegion_NS()
+: <a class="el" href="group__mpu8__functions.html#ga7566931ca9bb9f22d213a67ec5f8c745">Ref_MPU8.txt</a>
</li>
<li>ARM_MPU_SetRegionEx()
: <a class="el" href="group__mpu__functions.html#ga042ba1a6a1a58795231459ac0410b809">Ref_MPU.txt</a>
+, <a class="el" href="group__mpu8__functions.html#ga3d50ba8546252bea959e45c8fdf16993">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_SH_INNER
+: <a class="el" href="group__mpu8__functions.html#ga73c70127f24f34781ad463cbe51d8f6b">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_SH_NON
+: <a class="el" href="group__mpu8__functions.html#ga3d0f688198289f72264f73cf72a742e8">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_SH_OUTER
+: <a class="el" href="group__mpu8__functions.html#gac4fddbdb9e1350bce6906de33c1fd500">Ref_MPU8.txt</a>
</li>
</ul>
</div><!-- contents -->
@@ -183,7 +263,7 @@ $(document).ready(function(){initNavTree('globals_a.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_b.html b/docs/Core/html/globals_b.html
index 8bce3b2..31b4909 100644
--- a/docs/Core/html/globals_b.html
+++ b/docs/Core/html/globals_b.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -147,7 +147,7 @@ $(document).ready(function(){initNavTree('globals_b.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_c.html b/docs/Core/html/globals_c.html
index e7cddf4..13e4edf 100644
--- a/docs/Core/html/globals_c.html
+++ b/docs/Core/html/globals_c.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -150,7 +150,7 @@ $(document).ready(function(){initNavTree('globals_c.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_d.html b/docs/Core/html/globals_d.html
index e3f21e3..cce4c27 100644
--- a/docs/Core/html/globals_d.html
+++ b/docs/Core/html/globals_d.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -147,7 +147,7 @@ $(document).ready(function(){initNavTree('globals_d.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_defs.html b/docs/Core/html/globals_defs.html
index 4b98298..2bfb79c 100644
--- a/docs/Core/html/globals_defs.html
+++ b/docs/Core/html/globals_defs.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -157,12 +157,18 @@ $(document).ready(function(){initNavTree('globals_defs.html','');});
<li>__CM_CMSIS_VERSION_SUB
: <a class="el" href="group__version__control__gr.html#ga22083cbe7f0606cfd538ec12b2e41608">Ref_VersionControl.txt</a>
</li>
+<li>__COMPILER_BARRIER
+: <a class="el" href="group__compiler__conntrol__gr.html#ga6f053389e2958b5a239a54d4e4047bf5">Ref_CompilerControl.txt</a>
+</li>
<li>__CORTEX_M
: <a class="el" href="group__version__control__gr.html#ga63ea62503c88acab19fcf3d5743009e3">Ref_VersionControl.txt</a>
</li>
<li>__CORTEX_SC
: <a class="el" href="group__version__control__gr.html#gaeaaf66c86e5ae02a0e1fe542cb7f4d8c">Ref_VersionControl.txt</a>
</li>
+<li>__INITIAL_SP
+: <a class="el" href="group__compiler__conntrol__gr.html#ga1002e751427b1189f92787d4e4eef965">Ref_CompilerControl.txt</a>
+</li>
<li>__INLINE
: <a class="el" href="group__compiler__conntrol__gr.html#gade2d8d7118f8ff49547f60aa0c3382bb">Ref_CompilerControl.txt</a>
</li>
@@ -175,6 +181,18 @@ $(document).ready(function(){initNavTree('globals_defs.html','');});
<li>__PACKED_STRUCT
: <a class="el" href="group__compiler__conntrol__gr.html#ga4dbb70fab85207c27b581ecb6532b314">Ref_CompilerControl.txt</a>
</li>
+<li>__PROGRAM_START
+: <a class="el" href="group__compiler__conntrol__gr.html#ga72db8b026c5e100254080fefabd9fd88">Ref_CompilerControl.txt</a>
+</li>
+<li>__RESTRICT
+: <a class="el" href="group__compiler__conntrol__gr.html#ga378ac21329d33f561f90265eef89f564">Ref_CompilerControl.txt</a>
+</li>
+<li>__STACK_LIMIT
+: <a class="el" href="group__compiler__conntrol__gr.html#ga84b0bad4aa39632d3faea46aa1e102a8">Ref_CompilerControl.txt</a>
+</li>
+<li>__STATIC_FORCEINLINE
+: <a class="el" href="group__compiler__conntrol__gr.html#gab904513442afdf77d4f8c74f23cbb040">Ref_CompilerControl.txt</a>
+</li>
<li>__STATIC_INLINE
: <a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">Ref_CompilerControl.txt</a>
</li>
@@ -196,17 +214,14 @@ $(document).ready(function(){initNavTree('globals_defs.html','');});
<li>__USED
: <a class="el" href="group__compiler__conntrol__gr.html#ga3e40e4c553fc11588f7a4c2a19e789e0">Ref_CompilerControl.txt</a>
</li>
-<li>__WEAK
-: <a class="el" href="group__compiler__conntrol__gr.html#gac607bf387b29162be6a9b77fc7999539">Ref_CompilerControl.txt</a>
-</li>
-<li>__XXX_CMSIS_VERSION
-: <a class="el" href="group__version__control__depricated__gr.html#gabea7df329b150f620ee42f9d82516241">Ref_VersionControl.txt</a>
+<li>__VECTOR_TABLE
+: <a class="el" href="group__compiler__conntrol__gr.html#gab94ebeb20055f1848d7b707d3c7cfc5d">Ref_CompilerControl.txt</a>
</li>
-<li>__XXX_CMSIS_VERSION_MAIN
-: <a class="el" href="group__version__control__depricated__gr.html#ga2ecc1658e18eb1a0be7959e33b836d05">Ref_VersionControl.txt</a>
+<li>__VECTOR_TABLE_ATTRIBUTE
+: <a class="el" href="group__compiler__conntrol__gr.html#ga4f65c96effa79fbd610fea43ee7d745b">Ref_CompilerControl.txt</a>
</li>
-<li>__XXX_CMSIS_VERSION_SUB
-: <a class="el" href="group__version__control__depricated__gr.html#ga962096f43e0d194f0b79021964c57fbd">Ref_VersionControl.txt</a>
+<li>__WEAK
+: <a class="el" href="group__compiler__conntrol__gr.html#gac607bf387b29162be6a9b77fc7999539">Ref_CompilerControl.txt</a>
</li>
<li>_FLD2VAL
: <a class="el" href="group__peripheral__gr.html#ga139b6e261c981f014f386927ca4a8444">Ref_Peripheral.txt</a>
@@ -221,9 +236,36 @@ $(document).ready(function(){initNavTree('globals_defs.html','');});
<li>ARM_MPU_ACCESS_xxx
: <a class="el" href="group__mpu__defines.html#ga71d41084e984be70a23cb640fd89d1e2">Ref_MPU.txt</a>
</li>
+<li>ARM_MPU_AP_
+: <a class="el" href="group__mpu8__functions.html#ga81b2aa3fb55cdd5feadff02da10d391b">Ref_MPU8.txt</a>
+</li>
<li>ARM_MPU_AP_xxx
: <a class="el" href="group__mpu__defines.html#gabc4788126d7798469cb862a08d3050cc">Ref_MPU.txt</a>
</li>
+<li>ARM_MPU_ATTR
+: <a class="el" href="group__mpu8__functions.html#ga2c465cc9429b8233bcb9cd7cbef0e54c">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_ATTR_DEVICE
+: <a class="el" href="group__mpu8__functions.html#gab4bfac6284dc050dc6fa6aeb8e954c2c">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_ATTR_DEVICE_GRE
+: <a class="el" href="group__mpu8__functions.html#ga496bcd6a2bbd038d8935049fec9d0fda">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_ATTR_DEVICE_nGnRE
+: <a class="el" href="group__mpu8__functions.html#ga6e08ae44fab85e03fea96ae6a5fcdfb0">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_ATTR_DEVICE_nGnRnE
+: <a class="el" href="group__mpu8__functions.html#gabfa9ae279357044cf5b74e77af22a686">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_ATTR_DEVICE_nGRE
+: <a class="el" href="group__mpu8__functions.html#gadcc9977aabb4dc7177d30cbbac1b53d1">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_ATTR_MEMORY_
+: <a class="el" href="group__mpu8__functions.html#gac2f1c567950e3785d75773362b525390">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_ATTR_NON_CACHEABLE
+: <a class="el" href="group__mpu8__functions.html#ga03266f9660485693eb1baec6ba255ab2">Ref_MPU8.txt</a>
+</li>
<li>ARM_MPU_CACHEP_xxx
: <a class="el" href="group__mpu__defines.html#gab23596306119e7831847bd9683de3934">Ref_MPU.txt</a>
</li>
@@ -235,10 +277,23 @@ $(document).ready(function(){initNavTree('globals_defs.html','');});
</li>
<li>ARM_MPU_RBAR
: <a class="el" href="group__mpu__functions.html#ga3fead12dc24a6d00ad53f55a042486ca">Ref_MPU.txt</a>
+, <a class="el" href="group__mpu8__functions.html#gafe39c2f98058bcac7e7e0501e64e7a9d">Ref_MPU8.txt</a>
</li>
<li>ARM_MPU_REGION_SIZE_xxx
: <a class="el" href="group__mpu__defines.html#gadb0a92c0928c113120567e85ff1ba05c">Ref_MPU.txt</a>
</li>
+<li>ARM_MPU_RLAR
+: <a class="el" href="group__mpu8__functions.html#gaeaaa071276ba7956944e6c3dc05d677e">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_SH_INNER
+: <a class="el" href="group__mpu8__functions.html#ga73c70127f24f34781ad463cbe51d8f6b">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_SH_NON
+: <a class="el" href="group__mpu8__functions.html#ga3d0f688198289f72264f73cf72a742e8">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_SH_OUTER
+: <a class="el" href="group__mpu8__functions.html#gac4fddbdb9e1350bce6906de33c1fd500">Ref_MPU8.txt</a>
+</li>
</ul>
@@ -255,7 +310,7 @@ $(document).ready(function(){initNavTree('globals_defs.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_enum.html b/docs/Core/html/globals_enum.html
index 8a2e356..87a556b 100644
--- a/docs/Core/html/globals_enum.html
+++ b/docs/Core/html/globals_enum.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -127,7 +127,7 @@ $(document).ready(function(){initNavTree('globals_enum.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_eval.html b/docs/Core/html/globals_eval.html
index 75f2613..19f8736 100644
--- a/docs/Core/html/globals_eval.html
+++ b/docs/Core/html/globals_eval.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -160,7 +160,7 @@ $(document).ready(function(){initNavTree('globals_eval.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_func.html b/docs/Core/html/globals_func.html
index cf55f95..c126697 100644
--- a/docs/Core/html/globals_func.html
+++ b/docs/Core/html/globals_func.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -275,7 +275,7 @@ $(document).ready(function(){initNavTree('globals_func.html','');});
: <a class="el" href="group__intrinsic__CPU__gr.html#gaeef6f853b6df3a365c838ee5b49a7a26">Ref_cmInstr.txt</a>
</li>
<li>__REVSH()
-: <a class="el" href="group__intrinsic__CPU__gr.html#ga1ec006e6d79063363cb0c2a2e0b3adbe">Ref_cmInstr.txt</a>
+: <a class="el" href="group__intrinsic__CPU__gr.html#ga211618c03a0bf3264a7b22ad626d4f0a">Ref_cmInstr.txt</a>
</li>
<li>__ROR()
: <a class="el" href="group__intrinsic__CPU__gr.html#gaf66beb577bb9d90424c3d1d7f684c024">Ref_cmInstr.txt</a>
@@ -580,7 +580,7 @@ $(document).ready(function(){initNavTree('globals_func.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_func_a.html b/docs/Core/html/globals_func_a.html
index acdb4f5..8eac7a1 100644
--- a/docs/Core/html/globals_func_a.html
+++ b/docs/Core/html/globals_func_a.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -132,21 +132,61 @@ $(document).ready(function(){initNavTree('globals_func_a.html','');});
<h3><a class="anchor" id="index_a"></a>- a -</h3><ul>
<li>ARM_MPU_ClrRegion()
: <a class="el" href="group__mpu__functions.html#ga9dcb0afddf4ac351f33f3c7a5169c62c">Ref_MPU.txt</a>
+, <a class="el" href="group__mpu8__functions.html#ga9dcb0afddf4ac351f33f3c7a5169c62c">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_ClrRegion_NS()
+: <a class="el" href="group__mpu8__functions.html#gac526bc5bfcf048ce57a44c0c0cdadbe4">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_ClrRegionEx()
+: <a class="el" href="group__mpu8__functions.html#ga01fa1151c9ec0ba5de76f908c0999316">Ref_MPU8.txt</a>
</li>
<li>ARM_MPU_Disable()
: <a class="el" href="group__mpu__functions.html#ga7cbc0a4a066ed90e85c8176228235d57">Ref_MPU.txt</a>
+, <a class="el" href="group__mpu8__functions.html#ga61814eba4652a0fdfb76bbe222086327">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_Disable_NS()
+: <a class="el" href="group__mpu8__functions.html#ga389f9b6049d176bc83f9964d3259b712">Ref_MPU8.txt</a>
</li>
<li>ARM_MPU_Enable()
: <a class="el" href="group__mpu__functions.html#ga31406efd492ec9a091a70ffa2d8a42fb">Ref_MPU.txt</a>
+, <a class="el" href="group__mpu8__functions.html#ga5a3f40314553baccdeea551f86d9a997">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_Enable_NS()
+: <a class="el" href="group__mpu8__functions.html#ga5866c75d6deb9148a1e9af6337eec50a">Ref_MPU8.txt</a>
</li>
<li>ARM_MPU_Load()
: <a class="el" href="group__mpu__functions.html#gafa27b26d5847fa8e465584e376b6078a">Ref_MPU.txt</a>
+, <a class="el" href="group__mpu8__functions.html#gaca76614e3091c7324aa9d60e634621bf">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_Load_NS()
+: <a class="el" href="group__mpu8__functions.html#ga7f8c6e09be98067d613e4df1832c543d">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_LoadEx()
+: <a class="el" href="group__mpu8__functions.html#gab6094419f2abd678f1f3b121cd115049">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_OrderedMemcpy()
+: <a class="el" href="group__mpu__functions.html#gac1a949403bf84eecaf407003fb553ae7">Ref_MPU.txt</a>
+, <a class="el" href="group__mpu8__functions.html#gac1a949403bf84eecaf407003fb553ae7">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_SetMemAttr()
+: <a class="el" href="group__mpu8__functions.html#gab5b3c0a53d19c09a5550f1d9071ae65c">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_SetMemAttr_NS()
+: <a class="el" href="group__mpu8__functions.html#ga5100a150a755902af2455a455a329ef9">Ref_MPU8.txt</a>
+</li>
+<li>ARM_MPU_SetMemAttrEx()
+: <a class="el" href="group__mpu8__functions.html#ga1799413f08a157d636a1491371c15ce2">Ref_MPU8.txt</a>
</li>
<li>ARM_MPU_SetRegion()
-: <a class="el" href="group__mpu__functions.html#ga16931f9ad84d7289e8218e169ae6db5d">Ref_MPU.txt</a>
+: <a class="el" href="group__mpu8__functions.html#ga6d7f220015c070c0e469948c1775ee3d">Ref_MPU8.txt</a>
+, <a class="el" href="group__mpu__functions.html#ga16931f9ad84d7289e8218e169ae6db5d">Ref_MPU.txt</a>
+</li>
+<li>ARM_MPU_SetRegion_NS()
+: <a class="el" href="group__mpu8__functions.html#ga7566931ca9bb9f22d213a67ec5f8c745">Ref_MPU8.txt</a>
</li>
<li>ARM_MPU_SetRegionEx()
-: <a class="el" href="group__mpu__functions.html#ga042ba1a6a1a58795231459ac0410b809">Ref_MPU.txt</a>
+: <a class="el" href="group__mpu8__functions.html#ga3d50ba8546252bea959e45c8fdf16993">Ref_MPU8.txt</a>
+, <a class="el" href="group__mpu__functions.html#ga042ba1a6a1a58795231459ac0410b809">Ref_MPU.txt</a>
</li>
</ul>
</div><!-- contents -->
@@ -154,7 +194,7 @@ $(document).ready(function(){initNavTree('globals_func_a.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_func_i.html b/docs/Core/html/globals_func_i.html
index 47197b9..0117c62 100644
--- a/docs/Core/html/globals_func_i.html
+++ b/docs/Core/html/globals_func_i.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -145,7 +145,7 @@ $(document).ready(function(){initNavTree('globals_func_i.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_func_n.html b/docs/Core/html/globals_func_n.html
index 1bc9baf..e9c910a 100644
--- a/docs/Core/html/globals_func_n.html
+++ b/docs/Core/html/globals_func_n.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -193,7 +193,7 @@ $(document).ready(function(){initNavTree('globals_func_n.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_func_s.html b/docs/Core/html/globals_func_s.html
index a72c886..f760353 100644
--- a/docs/Core/html/globals_func_s.html
+++ b/docs/Core/html/globals_func_s.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -181,7 +181,7 @@ $(document).ready(function(){initNavTree('globals_func_s.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_func_t.html b/docs/Core/html/globals_func_t.html
index 9b32d2d..200dbff 100644
--- a/docs/Core/html/globals_func_t.html
+++ b/docs/Core/html/globals_func_t.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -196,7 +196,7 @@ $(document).ready(function(){initNavTree('globals_func_t.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_h.html b/docs/Core/html/globals_h.html
index a80174b..e3eabb2 100644
--- a/docs/Core/html/globals_h.html
+++ b/docs/Core/html/globals_h.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -147,7 +147,7 @@ $(document).ready(function(){initNavTree('globals_h.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_i.html b/docs/Core/html/globals_i.html
index d4fa5e8..1096144 100644
--- a/docs/Core/html/globals_i.html
+++ b/docs/Core/html/globals_i.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -159,7 +159,7 @@ $(document).ready(function(){initNavTree('globals_i.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_m.html b/docs/Core/html/globals_m.html
index 687ebbe..18f3839 100644
--- a/docs/Core/html/globals_m.html
+++ b/docs/Core/html/globals_m.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -147,7 +147,7 @@ $(document).ready(function(){initNavTree('globals_m.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_n.html b/docs/Core/html/globals_n.html
index c07199e..9d75c84 100644
--- a/docs/Core/html/globals_n.html
+++ b/docs/Core/html/globals_n.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -204,7 +204,7 @@ $(document).ready(function(){initNavTree('globals_n.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_p.html b/docs/Core/html/globals_p.html
index 86309ef..7e85f95 100644
--- a/docs/Core/html/globals_p.html
+++ b/docs/Core/html/globals_p.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -150,7 +150,7 @@ $(document).ready(function(){initNavTree('globals_p.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_s.html b/docs/Core/html/globals_s.html
index 31ce5d9..0eae6d9 100644
--- a/docs/Core/html/globals_s.html
+++ b/docs/Core/html/globals_s.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -201,7 +201,7 @@ $(document).ready(function(){initNavTree('globals_s.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_t.html b/docs/Core/html/globals_t.html
index 8bc9a25..fc6ea29 100644
--- a/docs/Core/html/globals_t.html
+++ b/docs/Core/html/globals_t.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -204,7 +204,7 @@ $(document).ready(function(){initNavTree('globals_t.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_u.html b/docs/Core/html/globals_u.html
index 5d16c9b..e7ed941 100644
--- a/docs/Core/html/globals_u.html
+++ b/docs/Core/html/globals_u.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -147,7 +147,7 @@ $(document).ready(function(){initNavTree('globals_u.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_vars.html b/docs/Core/html/globals_vars.html
index 9c9ad7f..1899dfa 100644
--- a/docs/Core/html/globals_vars.html
+++ b/docs/Core/html/globals_vars.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -130,7 +130,7 @@ $(document).ready(function(){initNavTree('globals_vars.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/globals_w.html b/docs/Core/html/globals_w.html
index b4c109b..50a0a88 100644
--- a/docs/Core/html/globals_w.html
+++ b/docs/Core/html/globals_w.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -147,7 +147,7 @@ $(document).ready(function(){initNavTree('globals_w.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__Core__Register__gr.html b/docs/Core/html/group__Core__Register__gr.html
index cad2c5d..399d37d 100644
--- a/docs/Core/html/group__Core__Register__gr.html
+++ b/docs/Core/html/group__Core__Register__gr.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -1274,7 +1274,7 @@ Physically two different stack pointers (SP) exist:</p>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__Dcache__functions__m7.html b/docs/Core/html/group__Dcache__functions__m7.html
index 619e877..47f3c7d 100644
--- a/docs/Core/html/group__Dcache__functions__m7.html
+++ b/docs/Core/html/group__Dcache__functions__m7.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -344,7 +344,7 @@ After reset, you must invalidate (<a class="el" href="group__Dcache__functions__
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__ITM__Debug__gr.html b/docs/Core/html/group__ITM__Debug__gr.html
index be926f1..9f03760 100644
--- a/docs/Core/html/group__ITM__Debug__gr.html
+++ b/docs/Core/html/group__ITM__Debug__gr.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -138,7 +138,7 @@ Variables</h2></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>CMSIS provides additional debug functions to enlarge the Debug Access. Data can be transmitted via a certain global buffer variable towards the target system.</p>
-<p>The Cortex-M3 / Cortex-M4 / Cortex-M7 incorporates the <b>Instrumented Trace Macrocell (ITM)</b> that provides together with the <b>Serial Viewer Output (SVO)</b> trace capabilities for the microcontroller system. The ITM has 32 communication channels; two ITM communication channels are used by CMSIS to output the following information:</p>
+<p>The Cortex-M3 / Cortex-M4 / Cortex-M7 incorporates the <b>Instrumented Trace Macrocell (ITM)</b> that provides together with the <b>Serial Wire Output (SWO)</b> trace capabilities for the microcontroller system. The ITM has 32 communication channels; two ITM communication channels are used by CMSIS to output the following information:</p>
<ul>
<li><b>ITM Channel 0</b>: implements the <a class="el" href="group__ITM__Debug__gr.html#gaaa7c716331f74d644bf6bf25cd3392d1">ITM_SendChar</a> function which can be used for printf-style output via the debug interface.</li>
<li><b>ITM Channel 31</b>: is reserved for the RTOS kernel and can be used for kernel awareness debugging.</li>
@@ -266,7 +266,7 @@ Example:</h1>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__Icache__functions__m7.html b/docs/Core/html/group__Icache__functions__m7.html
index f1215a6..a8f419f 100644
--- a/docs/Core/html/group__Icache__functions__m7.html
+++ b/docs/Core/html/group__Icache__functions__m7.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -191,7 +191,7 @@ After reset, you must invalidate (<a class="el" href="group__Icache__functions__
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__NVIC__gr.html b/docs/Core/html/group__NVIC__gr.html
index 37b03e6..55c6036 100644
--- a/docs/Core/html/group__NVIC__gr.html
+++ b/docs/Core/html/group__NVIC__gr.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -1413,7 +1413,7 @@ Mainline </th><th>Description </th></tr>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__SysTick__gr.html b/docs/Core/html/group__SysTick__gr.html
index 2bf6619..dc06411 100644
--- a/docs/Core/html/group__SysTick__gr.html
+++ b/docs/Core/html/group__SysTick__gr.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -180,7 +180,7 @@ Code Example</h1>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__cache__functions__m7.html b/docs/Core/html/group__cache__functions__m7.html
index fb9cf3a..85dde27 100644
--- a/docs/Core/html/group__cache__functions__m7.html
+++ b/docs/Core/html/group__cache__functions__m7.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -140,7 +140,7 @@ Content</h2></td></tr>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__compiler__conntrol__gr.html b/docs/Core/html/group__compiler__conntrol__gr.html
index ffbe33a..858aa5c 100644
--- a/docs/Core/html/group__compiler__conntrol__gr.html
+++ b/docs/Core/html/group__compiler__conntrol__gr.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -141,11 +141,17 @@ Macros</h2></td></tr>
<tr class="memdesc:gade2d8d7118f8ff49547f60aa0c3382bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Recommend that function should be inlined by the compiler. <a href="#gade2d8d7118f8ff49547f60aa0c3382bb">More...</a><br/></td></tr>
<tr class="separator:gade2d8d7118f8ff49547f60aa0c3382bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba87361bfad2ae52cfe2f40c1a1dbf9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></td></tr>
-<tr class="memdesc:gaba87361bfad2ae52cfe2f40c1a1dbf9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define a static function should be inlined by the compiler. <a href="#gaba87361bfad2ae52cfe2f40c1a1dbf9c">More...</a><br/></td></tr>
+<tr class="memdesc:gaba87361bfad2ae52cfe2f40c1a1dbf9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define a static function that may be inlined by the compiler. <a href="#gaba87361bfad2ae52cfe2f40c1a1dbf9c">More...</a><br/></td></tr>
<tr class="separator:gaba87361bfad2ae52cfe2f40c1a1dbf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:gab904513442afdf77d4f8c74f23cbb040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__compiler__conntrol__gr.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a></td></tr>
+<tr class="memdesc:gab904513442afdf77d4f8c74f23cbb040"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define a static function that should be always inlined by the compiler. <a href="#gab904513442afdf77d4f8c74f23cbb040">More...</a><br/></td></tr>
+<tr class="separator:gab904513442afdf77d4f8c74f23cbb040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga153a4a31b276a9758959580538720a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__compiler__conntrol__gr.html#ga153a4a31b276a9758959580538720a51">__NO_RETURN</a></td></tr>
<tr class="memdesc:ga153a4a31b276a9758959580538720a51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inform the compiler that a function does not return. <a href="#ga153a4a31b276a9758959580538720a51">More...</a><br/></td></tr>
<tr class="separator:ga153a4a31b276a9758959580538720a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga378ac21329d33f561f90265eef89f564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__compiler__conntrol__gr.html#ga378ac21329d33f561f90265eef89f564">__RESTRICT</a></td></tr>
+<tr class="memdesc:ga378ac21329d33f561f90265eef89f564"><td class="mdescLeft">&#160;</td><td class="mdescRight">restrict pointer qualifier to enable additional optimizations. <a href="#ga378ac21329d33f561f90265eef89f564">More...</a><br/></td></tr>
+<tr class="separator:ga378ac21329d33f561f90265eef89f564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e40e4c553fc11588f7a4c2a19e789e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__compiler__conntrol__gr.html#ga3e40e4c553fc11588f7a4c2a19e789e0">__USED</a></td></tr>
<tr class="memdesc:ga3e40e4c553fc11588f7a4c2a19e789e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inform that a variable shall be retained in executable image. <a href="#ga3e40e4c553fc11588f7a4c2a19e789e0">More...</a><br/></td></tr>
<tr class="separator:ga3e40e4c553fc11588f7a4c2a19e789e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
@@ -176,6 +182,24 @@ Macros</h2></td></tr>
<tr class="memitem:ga0c58caa5a273e2c21924509a45f8b849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__compiler__conntrol__gr.html#ga0c58caa5a273e2c21924509a45f8b849">__ALIGNED</a></td></tr>
<tr class="memdesc:ga0c58caa5a273e2c21924509a45f8b849"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum alignment for a variable. <a href="#ga0c58caa5a273e2c21924509a45f8b849">More...</a><br/></td></tr>
<tr class="separator:ga0c58caa5a273e2c21924509a45f8b849"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga6f053389e2958b5a239a54d4e4047bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__compiler__conntrol__gr.html#ga6f053389e2958b5a239a54d4e4047bf5">__COMPILER_BARRIER</a></td></tr>
+<tr class="memdesc:ga6f053389e2958b5a239a54d4e4047bf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Barrier to prevent compiler from reordering instructions. <a href="#ga6f053389e2958b5a239a54d4e4047bf5">More...</a><br/></td></tr>
+<tr class="separator:ga6f053389e2958b5a239a54d4e4047bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga72db8b026c5e100254080fefabd9fd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__compiler__conntrol__gr.html#ga72db8b026c5e100254080fefabd9fd88">__PROGRAM_START</a></td></tr>
+<tr class="memdesc:ga72db8b026c5e100254080fefabd9fd88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Entry function into the user application or library startup. <a href="#ga72db8b026c5e100254080fefabd9fd88">More...</a><br/></td></tr>
+<tr class="separator:ga72db8b026c5e100254080fefabd9fd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga1002e751427b1189f92787d4e4eef965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__compiler__conntrol__gr.html#ga1002e751427b1189f92787d4e4eef965">__INITIAL_SP</a></td></tr>
+<tr class="memdesc:ga1002e751427b1189f92787d4e4eef965"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compiler/linker symbol specifiying the location of the main stack (MSP). <a href="#ga1002e751427b1189f92787d4e4eef965">More...</a><br/></td></tr>
+<tr class="separator:ga1002e751427b1189f92787d4e4eef965"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga84b0bad4aa39632d3faea46aa1e102a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__compiler__conntrol__gr.html#ga84b0bad4aa39632d3faea46aa1e102a8">__STACK_LIMIT</a></td></tr>
+<tr class="memdesc:ga84b0bad4aa39632d3faea46aa1e102a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compiler/linker symbol specifiying the limit of the main stack (MSP). <a href="#ga84b0bad4aa39632d3faea46aa1e102a8">More...</a><br/></td></tr>
+<tr class="separator:ga84b0bad4aa39632d3faea46aa1e102a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:gab94ebeb20055f1848d7b707d3c7cfc5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__compiler__conntrol__gr.html#gab94ebeb20055f1848d7b707d3c7cfc5d">__VECTOR_TABLE</a></td></tr>
+<tr class="memdesc:gab94ebeb20055f1848d7b707d3c7cfc5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol name used for the (static) interrupt vector table. <a href="#gab94ebeb20055f1848d7b707d3c7cfc5d">More...</a><br/></td></tr>
+<tr class="separator:gab94ebeb20055f1848d7b707d3c7cfc5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga4f65c96effa79fbd610fea43ee7d745b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__compiler__conntrol__gr.html#ga4f65c96effa79fbd610fea43ee7d745b">__VECTOR_TABLE_ATTRIBUTE</a></td></tr>
+<tr class="memdesc:ga4f65c96effa79fbd610fea43ee7d745b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Additional decl specs to be used when defining the (static) interrupt vector table. <a href="#ga4f65c96effa79fbd610fea43ee7d745b">More...</a><br/></td></tr>
+<tr class="separator:ga4f65c96effa79fbd610fea43ee7d745b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The CMSIS-Core provides the header file <b>cmsis_compiler.h</b> with consistent #define symbols for generate C or C++ source files that should be compiler agnostic. Each CMSIS compliant compiler should support the functionality described in this section.</p>
@@ -191,7 +215,7 @@ Macros</h2></td></tr>
</table>
</div><div class="memdoc">
<p>Specifies a minimum alignment for a variable or structure field, measured in bytes.</p>
-<p><b> Code Example:</b> </p>
+<p><b>Code Example:</b> </p>
<div class="fragment"><div class="line">uint32_t stack_space[0x100] <a class="code" href="group__compiler__conntrol__gr.html#ga0c58caa5a273e2c21924509a45f8b849">__ALIGNED</a>(8); <span class="comment">// 8-byte alignment required</span></div>
</div><!-- fragment -->
</div>
@@ -284,6 +308,39 @@ Macros</h2></td></tr>
</div><!-- fragment -->
</div>
</div>
+<a class="anchor" id="ga6f053389e2958b5a239a54d4e4047bf5"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define __COMPILER_BARRIER</td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>This barrier limits the compilers reordering optimizations. It prevents the compiler from swapping instructions resulting from code before and after the barrier.</p>
+<p><b>Code Example:</b> The assignments in the example are independent. Hence the compiler could choose a different order of execution, e.g. for a better pipeline utilization. Using the barrier in between prevents this type of reordering.</p>
+<div class="fragment"><div class="line"><span class="keywordtype">void</span> test (uint8_t *ptr) {</div>
+<div class="line"> var1 = 1;</div>
+<div class="line"> __COMPILE_BARRIER();</div>
+<div class="line"> var2 = var3 + 1;</div>
+<div class="line">}</div>
+</div><!-- fragment -->
+</div>
+</div>
+<a class="anchor" id="ga1002e751427b1189f92787d4e4eef965"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define __INITIAL_SP</td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>The address of the specified symbol is used to initialize the main stack pointer (MSP) during low level init. This is compiler/linker specific. CMSIS specifies common default for supported compilers.</p>
+<dl class="section note"><dt>Note</dt><dd>This define is only intended to be used by the <a class="el" href="startup_c_pg.html">Startup File startup_&lt;device&gt;.c</a>. </dd></dl>
+
+</div>
+</div>
<a class="anchor" id="gade2d8d7118f8ff49547f60aa0c3382bb"></a>
<div class="memitem">
<div class="memproto">
@@ -294,7 +351,7 @@ Macros</h2></td></tr>
</table>
</div><div class="memdoc">
<p>Inline functions offer a trade-off between code size and performance. By default, the compiler decides during optimization whether to inline code or not. The <b>__INLINE</b> attribute gives the compiler an hint to inline this function. Still, the compiler may decide not to inline the function. As the function is global an callable function is also generated.</p>
-<p><b> Code Example:</b> </p>
+<p><b>Code Example:</b> </p>
<div class="fragment"><div class="line"><span class="keyword">const</span> uint32_t led_mask[] = {1U &lt;&lt; 4, 1U &lt;&lt; 5, 1U &lt;&lt; 6, 1U &lt;&lt; 7};</div>
<div class="line"> </div>
<div class="line"><span class="comment">/*------------------------------------------------------------------------------</span></div>
@@ -317,7 +374,7 @@ Macros</h2></td></tr>
</table>
</div><div class="memdoc">
<p>Informs the compiler that the function does not return. The compiler can then perform optimizations by removing code that is never reached.</p>
-<p><b> Code Example:</b> </p>
+<p><b>Code Example:</b> </p>
<div class="fragment"><div class="line"><span class="comment">// OS idle demon (running when no other thread is ready to run).</span></div>
<div class="line"> </div>
<div class="line"><a class="code" href="group__compiler__conntrol__gr.html#ga153a4a31b276a9758959580538720a51">__NO_RETURN</a> <span class="keywordtype">void</span> os_idle_demon (<span class="keywordtype">void</span>);</div>
@@ -334,7 +391,7 @@ Macros</h2></td></tr>
</table>
</div><div class="memdoc">
<p>Specifies that a type must have the smallest possible alignment.</p>
-<p><b> Code Example:</b> </p>
+<p><b>Code Example:</b> </p>
<div class="fragment"><div class="line"><span class="keyword">struct </span>foo {</div>
<div class="line"> uint8_t u8;</div>
<div class="line"> uint32_t u32[2] <a class="code" href="group__compiler__conntrol__gr.html#gabe8996d3d985ee1529475443cc635bf1">__PACKED</a>;</div>
@@ -352,7 +409,7 @@ Macros</h2></td></tr>
</table>
</div><div class="memdoc">
<p>Specifies that a structure must have the smallest possible alignment.</p>
-<p><b> Code Example:</b> </p>
+<p><b>Code Example:</b> </p>
<div class="fragment"><div class="line"><a class="code" href="group__compiler__conntrol__gr.html#ga4dbb70fab85207c27b581ecb6532b314">__PACKED_STRUCT</a> foo {</div>
<div class="line"> uint8_t u8;</div>
<div class="line"> uint32_t u32;</div>
@@ -361,6 +418,91 @@ Macros</h2></td></tr>
</div><!-- fragment -->
</div>
</div>
+<a class="anchor" id="ga72db8b026c5e100254080fefabd9fd88"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define __PROGRAM_START</td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Gives the function to be jumped into right after low level initialization, i.e. SystemInit. This is compiler and library specific. CMSIS specifies common default for supported compilers.</p>
+<dl class="section note"><dt>Note</dt><dd>This define is only intended to be used by the <a class="el" href="startup_c_pg.html">Startup File startup_&lt;device&gt;.c</a>.</dd></dl>
+<p><b>Code Example:</b> </p>
+<div class="fragment"><div class="line"><span class="keywordtype">void</span> Reset_Handler(<span class="keywordtype">void</span>)</div>
+<div class="line">{</div>
+<div class="line"> <a class="code" href="group__system__init__gr.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a>(); <span class="comment">/* CMSIS System Initialization */</span></div>
+<div class="line"> <a class="code" href="group__compiler__conntrol__gr.html#ga72db8b026c5e100254080fefabd9fd88">__PROGRAM_START</a>(); <span class="comment">/* Enter PreMain (C library entry point) */</span></div>
+<div class="line">}</div>
+</div><!-- fragment -->
+</div>
+</div>
+<a class="anchor" id="ga378ac21329d33f561f90265eef89f564"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define __RESTRICT</td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>The __RESTRICT keyword corresponds to the <b>restrict</b> pointer qualifier that has been introduced in C99. __RESTRICT is a hint to the compiler that enables additional optimizations. It specifies that for the lifetime of the pointer, only the pointer itself or a value directly derived from it (such as pointer + 1) is used to access the object. The compiler may therefore ignore potential pointer aliasing effects and perform additional optimizations.</p>
+<dl class="section note"><dt>Note</dt><dd>For compilers that do not support the restrict keyword, __RESTRICT is defined as an empty macro and a warning is issued.</dd></dl>
+<p><b>Code Example:</b> </p>
+<div class="fragment"><div class="line"><a class="code" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__mpu__functions.html#gac1a949403bf84eecaf407003fb553ae7">ARM_MPU_OrderedMemcpy</a> (<span class="keyword">volatile</span> uint32_t* dst, <span class="keyword">const</span> uint32_t* <a class="code" href="group__compiler__conntrol__gr.html#ga378ac21329d33f561f90265eef89f564">__RESTRICT</a> src, uint32_t len)</div>
+<div class="line">{</div>
+<div class="line"> uint32_t i;</div>
+<div class="line"> <span class="keywordflow">for</span> (i = 0U; i &lt; len; ++i) </div>
+<div class="line"> {</div>
+<div class="line"> dst[i] = src[i]; <span class="comment">// Since src is restrict, the compiler can assume that dst and src are not overlapping may load multiple values at a time</span></div>
+<div class="line"> }</div>
+<div class="line">}</div>
+</div><!-- fragment -->
+</div>
+</div>
+<a class="anchor" id="ga84b0bad4aa39632d3faea46aa1e102a8"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define __STACK_LIMIT</td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>The address of the specified symbol is used to initialize the main stack pointer limit (MSPLIM on Armv8-M) during low level init. This is compiler/linker specific. CMSIS specifies common default for supported compilers.</p>
+<dl class="section note"><dt>Note</dt><dd>This define is only intended to be used by the <a class="el" href="startup_c_pg.html">Startup File startup_&lt;device&gt;.c</a>.</dd></dl>
+<p><b>Code Example:</b> </p>
+<div class="fragment"><div class="line"><span class="keywordtype">void</span> Reset_Handler(<span class="keywordtype">void</span>)</div>
+<div class="line">{</div>
+<div class="line"> <a class="code" href="group__Core__Register__gr.html#ga6809a07c5cb7410e361f3fba57f72172">__set_MSPLIM</a>((uint32_t)(&amp;<a class="code" href="group__compiler__conntrol__gr.html#ga84b0bad4aa39632d3faea46aa1e102a8">__STACK_LIMIT</a>));</div>
+<div class="line"> <span class="comment">// :</span></div>
+<div class="line"> <span class="comment">// :</span></div>
+<div class="line">}</div>
+</div><!-- fragment -->
+</div>
+</div>
+<a class="anchor" id="gab904513442afdf77d4f8c74f23cbb040"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define __STATIC_FORCEINLINE</td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Defines a static function that should be always inlined by the compiler.</p>
+<dl class="section note"><dt>Note</dt><dd>For compilers that do not allow to force function inlining, the macro maps to <a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a>.</dd></dl>
+<p><b>Code Example:</b> </p>
+<div class="fragment"><div class="line">\\ Get Interrupt Vector</div>
+<div class="line"><a class="code" href="group__compiler__conntrol__gr.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t <a class="code" href="group__NVIC__gr.html#gaebee9cad6724a5bac1857f0f1fb6d6af">NVIC_GetVector</a>(<a class="code" href="group__NVIC__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
+<div class="line">{</div>
+<div class="line"> uint32_t *vectors = (uint32_t *)SCB-&gt;VTOR;</div>
+<div class="line"> <span class="keywordflow">return</span> vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];</div>
+<div class="line">}</div>
+</div><!-- fragment -->
+</div>
+</div>
<a class="anchor" id="gaba87361bfad2ae52cfe2f40c1a1dbf9c"></a>
<div class="memitem">
<div class="memproto">
@@ -371,7 +513,7 @@ Macros</h2></td></tr>
</table>
</div><div class="memdoc">
<p>Defines a static function that may be inlined by the compiler. If the compiler generates inline code for all calls to this functions, no additional function implementation is generated which may further optimize space.</p>
-<p><b> Code Example:</b> </p>
+<p><b>Code Example:</b> </p>
<div class="fragment"><div class="line">\\ Get Interrupt Vector</div>
<div class="line"><a class="code" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__NVIC__gr.html#gaebee9cad6724a5bac1857f0f1fb6d6af">NVIC_GetVector</a>(<a class="code" href="group__NVIC__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line">{</div>
@@ -391,7 +533,7 @@ Macros</h2></td></tr>
</table>
</div><div class="memdoc">
<p>Defines a pointer to a uint16_t from an address that does not need to be aligned. This can then be used in read operations. The compiler will generate the appropriate access (aligned or non-aligned) depending on the underlying Arm processor core and compiler settings.</p>
-<p><b> Code Example:</b> </p>
+<p><b>Code Example:</b> </p>
<div class="fragment"><div class="line">uint16_t val16;</div>
<div class="line"> </div>
<div class="line"><span class="keywordtype">void</span> test (uint8_t *ptr) {</div>
@@ -410,7 +552,7 @@ Macros</h2></td></tr>
</table>
</div><div class="memdoc">
<p>Defines a pointer to a uint16_t from an address that does not need to be aligned. This can then be used in write operations. The compiler will generate the appropriate access (aligned or non-aligned) depending on the underlying Arm processor core and compiler settings.</p>
-<p><b> Code Example:</b> </p>
+<p><b>Code Example:</b> </p>
<div class="fragment"><div class="line">uint16_t val16 = 0U;</div>
<div class="line"> </div>
<div class="line"><span class="keywordtype">void</span> test (uint8_t *ptr) {</div>
@@ -428,9 +570,9 @@ Macros</h2></td></tr>
</tr>
</table>
</div><div class="memdoc">
-<dl class="deprecated"><dt><b><a class="el" href="deprecated.html#_deprecated000004">Deprecated:</a></b></dt><dd>Do not use this macro. It has been superseded by <a class="el" href="group__compiler__conntrol__gr.html#ga254322c344d954c9f829719a50a88e87">__UNALIGNED_UINT32_READ</a>, <a class="el" href="group__compiler__conntrol__gr.html#gabb2180285c417aa9120a360c51f64b4b">__UNALIGNED_UINT32_WRITE</a> and will be removed in the future.</dd></dl>
+<dl class="deprecated"><dt><b><a class="el" href="deprecated.html#_deprecated000001">Deprecated:</a></b></dt><dd>Do not use this macro. It has been superseded by <a class="el" href="group__compiler__conntrol__gr.html#ga254322c344d954c9f829719a50a88e87">__UNALIGNED_UINT32_READ</a>, <a class="el" href="group__compiler__conntrol__gr.html#gabb2180285c417aa9120a360c51f64b4b">__UNALIGNED_UINT32_WRITE</a> and will be removed in the future.</dd></dl>
<p>Defines a pointer to a uint32_t from an address that does not need to be aligned. This can then be used in read/write operations. The compiler will generate the appropriate access (aligned or non-aligned) depending on the underlying Arm processor core and compiler settings.</p>
-<p><b> Code Example:</b> </p>
+<p><b>Code Example:</b> </p>
<div class="fragment"><div class="line">uint32_t val32;</div>
<div class="line"> </div>
<div class="line"><span class="keywordtype">void</span> test (uint8_t *ptr) {</div>
@@ -449,7 +591,7 @@ Macros</h2></td></tr>
</table>
</div><div class="memdoc">
<p>Defines a pointer to a uint32_t from an address that does not need to be aligned. This can then be used in read operations. The compiler will generate the appropriate access (aligned or non-aligned) depending on the underlying Arm processor core and compiler settings.</p>
-<p><b> Code Example:</b> </p>
+<p><b>Code Example:</b> </p>
<div class="fragment"><div class="line">uint32_t val32;</div>
<div class="line"> </div>
<div class="line"><span class="keywordtype">void</span> test (uint8_t *ptr) {</div>
@@ -468,7 +610,7 @@ Macros</h2></td></tr>
</table>
</div><div class="memdoc">
<p>Defines a pointer to a uint32_t from an address that does not need to be aligned. This can then be used in write operations. The compiler will generate the appropriate access (aligned or non-aligned) depending on the underlying Arm processor core and compiler settings.</p>
-<p><b> Code Example:</b> </p>
+<p><b>Code Example:</b> </p>
<div class="fragment"><div class="line">uint32_t val32 = 0U;</div>
<div class="line"> </div>
<div class="line"><span class="keywordtype">void</span> test (uint8_t *ptr) {</div>
@@ -487,7 +629,7 @@ Macros</h2></td></tr>
</table>
</div><div class="memdoc">
<p>Definitions tagged with <b>__USED</b> in the source code should be not removed by the linker when detected as unused.</p>
-<p><b> Code Example:</b> </p>
+<p><b>Code Example:</b> </p>
<div class="fragment"><div class="line"><span class="comment">/* Export following variables for debugging */</span></div>
<div class="line"><a class="code" href="group__compiler__conntrol__gr.html#ga3e40e4c553fc11588f7a4c2a19e789e0">__USED</a> uint32_t <span class="keyword">const</span> CMSIS_RTOS_API_Version = osCMSIS;</div>
<div class="line"><a class="code" href="group__compiler__conntrol__gr.html#ga3e40e4c553fc11588f7a4c2a19e789e0">__USED</a> uint32_t <span class="keyword">const</span> CMSIS_RTOS_RTX_Version = osCMSIS_RTX;</div>
@@ -496,6 +638,34 @@ Macros</h2></td></tr>
</div><!-- fragment -->
</div>
</div>
+<a class="anchor" id="gab94ebeb20055f1848d7b707d3c7cfc5d"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define __VECTOR_TABLE</td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>The given name is used for defining the static (compiler time) interrupt vector table. The name must comply with any compiler/linker conventions, e.g. if used for vector table relocation or debugger awareness. CMSIS specifies common default for supported compilers.</p>
+<dl class="section note"><dt>Note</dt><dd>This define is only intended to be used by the <a class="el" href="startup_c_pg.html">Startup File startup_&lt;device&gt;.c</a>. </dd></dl>
+
+</div>
+</div>
+<a class="anchor" id="ga4f65c96effa79fbd610fea43ee7d745b"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define __VECTOR_TABLE_ATTRIBUTE</td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>The given decl specs are used for defining the static (compiler time) interrupt vector table, e.g. to mark the table as used and force it into a specific linker section. CMSIS specifies common default for supported compilers.</p>
+<dl class="section note"><dt>Note</dt><dd>This define is only intended to be used by the <a class="el" href="startup_c_pg.html">Startup File startup_&lt;device&gt;.c</a>. </dd></dl>
+
+</div>
+</div>
<a class="anchor" id="gac607bf387b29162be6a9b77fc7999539"></a>
<div class="memitem">
<div class="memproto">
@@ -507,7 +677,7 @@ Macros</h2></td></tr>
</div><div class="memdoc">
<p>Functions defined with <b>__WEAK</b> export their symbols weakly. A weakly defined function behaves like a normally defined function unless a non-weakly defined function of the same name is linked into the same image. If both a non-weakly defined function and a weakly defined function exist in the same image then all calls to the function resolve to call the non-weak function.</p>
<p>Functions declared with <b>__WEAK</b> and then defined without <b>__WEAK</b> behave as non-weak functions.</p>
-<p><b> Code Example:</b> </p>
+<p><b>Code Example:</b> </p>
<div class="fragment"><div class="line"><a class="code" href="group__compiler__conntrol__gr.html#gac607bf387b29162be6a9b77fc7999539">__WEAK</a> <span class="keywordtype">void</span> <a class="code" href="group__system__init__gr.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a>(<span class="keywordtype">void</span>)</div>
<div class="line">{</div>
<div class="line"> SystemCoreSetup();</div>
@@ -521,7 +691,7 @@ Macros</h2></td></tr>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__compiler__conntrol__gr.js b/docs/Core/html/group__compiler__conntrol__gr.js
index 87193e4..6088d0c 100644
--- a/docs/Core/html/group__compiler__conntrol__gr.js
+++ b/docs/Core/html/group__compiler__conntrol__gr.js
@@ -7,10 +7,16 @@ var group__compiler__conntrol__gr =
[ "__ARM_ARCH_8M_BASE__", "group__compiler__conntrol__gr.html#gab3f1284f4cdc6c5e5c9c9d4b8ec29b2a", null ],
[ "__ARM_ARCH_8M_MAIN__", "group__compiler__conntrol__gr.html#gad424c7143edd08c982dddad0ff65f4cd", null ],
[ "__ASM", "group__compiler__conntrol__gr.html#ga1378040bcf22428955c6e3ce9c2053cd", null ],
+ [ "__COMPILER_BARRIER", "group__compiler__conntrol__gr.html#ga6f053389e2958b5a239a54d4e4047bf5", null ],
+ [ "__INITIAL_SP", "group__compiler__conntrol__gr.html#ga1002e751427b1189f92787d4e4eef965", null ],
[ "__INLINE", "group__compiler__conntrol__gr.html#gade2d8d7118f8ff49547f60aa0c3382bb", null ],
[ "__NO_RETURN", "group__compiler__conntrol__gr.html#ga153a4a31b276a9758959580538720a51", null ],
[ "__PACKED", "group__compiler__conntrol__gr.html#gabe8996d3d985ee1529475443cc635bf1", null ],
[ "__PACKED_STRUCT", "group__compiler__conntrol__gr.html#ga4dbb70fab85207c27b581ecb6532b314", null ],
+ [ "__PROGRAM_START", "group__compiler__conntrol__gr.html#ga72db8b026c5e100254080fefabd9fd88", null ],
+ [ "__RESTRICT", "group__compiler__conntrol__gr.html#ga378ac21329d33f561f90265eef89f564", null ],
+ [ "__STACK_LIMIT", "group__compiler__conntrol__gr.html#ga84b0bad4aa39632d3faea46aa1e102a8", null ],
+ [ "__STATIC_FORCEINLINE", "group__compiler__conntrol__gr.html#gab904513442afdf77d4f8c74f23cbb040", null ],
[ "__STATIC_INLINE", "group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c", null ],
[ "__UNALIGNED_UINT16_READ", "group__compiler__conntrol__gr.html#gabe8693a7200e573101551d49a1772fb9", null ],
[ "__UNALIGNED_UINT16_WRITE", "group__compiler__conntrol__gr.html#gadb9cd73446f7e11e92383cd327a23407", null ],
@@ -18,5 +24,7 @@ var group__compiler__conntrol__gr =
[ "__UNALIGNED_UINT32_READ", "group__compiler__conntrol__gr.html#ga254322c344d954c9f829719a50a88e87", null ],
[ "__UNALIGNED_UINT32_WRITE", "group__compiler__conntrol__gr.html#gabb2180285c417aa9120a360c51f64b4b", null ],
[ "__USED", "group__compiler__conntrol__gr.html#ga3e40e4c553fc11588f7a4c2a19e789e0", null ],
+ [ "__VECTOR_TABLE", "group__compiler__conntrol__gr.html#gab94ebeb20055f1848d7b707d3c7cfc5d", null ],
+ [ "__VECTOR_TABLE_ATTRIBUTE", "group__compiler__conntrol__gr.html#ga4f65c96effa79fbd610fea43ee7d745b", null ],
[ "__WEAK", "group__compiler__conntrol__gr.html#gac607bf387b29162be6a9b77fc7999539", null ]
]; \ No newline at end of file
diff --git a/docs/Core/html/group__context__trustzone__functions.html b/docs/Core/html/group__context__trustzone__functions.html
index 3bcaf37..0bd7118 100644
--- a/docs/Core/html/group__context__trustzone__functions.html
+++ b/docs/Core/html/group__context__trustzone__functions.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -110,7 +110,7 @@ $(document).ready(function(){initNavTree('group__context__trustzone__functions.h
<div class="summary">
<a href="#func-members">Functions</a> </div>
<div class="headertitle">
-<div class="title">RTOS Context Management<div class="ingroups"><a class="el" href="group__trustzone__functions.html">TrustZone for Armv8-M</a></div></div> </div>
+<div class="title">RTOS Context Management<div class="ingroups"><a class="el" href="group__trustzone__functions.html">TrustZone for Armv8-M/v8.1-M</a></div></div> </div>
</div><!--header-->
<div class="contents">
@@ -259,7 +259,7 @@ value 0 no memory available or internal error </dd></dl>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__coreregister__trustzone__functions.html b/docs/Core/html/group__coreregister__trustzone__functions.html
index 84584ac..34e71de 100644
--- a/docs/Core/html/group__coreregister__trustzone__functions.html
+++ b/docs/Core/html/group__coreregister__trustzone__functions.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -110,7 +110,7 @@ $(document).ready(function(){initNavTree('group__coreregister__trustzone__functi
<div class="summary">
<a href="#func-members">Functions</a> </div>
<div class="headertitle">
-<div class="title">Core Register Access Functions<div class="ingroups"><a class="el" href="group__trustzone__functions.html">TrustZone for Armv8-M</a></div></div> </div>
+<div class="title">Core Register Access Functions<div class="ingroups"><a class="el" href="group__trustzone__functions.html">TrustZone for Armv8-M/v8.1-M</a></div></div> </div>
</div><!--header-->
<div class="contents">
@@ -598,7 +598,7 @@ Functions</h2></td></tr>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__fpu__functions.html b/docs/Core/html/group__fpu__functions.html
index 35570b7..c873e3d 100644
--- a/docs/Core/html/group__fpu__functions.html
+++ b/docs/Core/html/group__fpu__functions.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -154,7 +154,7 @@ Functions</h2></td></tr>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__intrinsic__CPU__gr.html b/docs/Core/html/group__intrinsic__CPU__gr.html
index b11dac6..5880054 100644
--- a/docs/Core/html/group__intrinsic__CPU__gr.html
+++ b/docs/Core/html/group__intrinsic__CPU__gr.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -149,9 +149,9 @@ Functions</h2></td></tr>
<tr class="memitem:gaeef6f853b6df3a365c838ee5b49a7a26"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intrinsic__CPU__gr.html#gaeef6f853b6df3a365c838ee5b49a7a26">__REV16</a> (uint32_t value)</td></tr>
<tr class="memdesc:gaeef6f853b6df3a365c838ee5b49a7a26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reverse byte order (16 bit) <a href="#gaeef6f853b6df3a365c838ee5b49a7a26">More...</a><br/></td></tr>
<tr class="separator:gaeef6f853b6df3a365c838ee5b49a7a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
-<tr class="memitem:ga1ec006e6d79063363cb0c2a2e0b3adbe"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intrinsic__CPU__gr.html#ga1ec006e6d79063363cb0c2a2e0b3adbe">__REVSH</a> (int32_t value)</td></tr>
-<tr class="memdesc:ga1ec006e6d79063363cb0c2a2e0b3adbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reverse byte order (16 bit) <a href="#ga1ec006e6d79063363cb0c2a2e0b3adbe">More...</a><br/></td></tr>
-<tr class="separator:ga1ec006e6d79063363cb0c2a2e0b3adbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga211618c03a0bf3264a7b22ad626d4f0a"><td class="memItemLeft" align="right" valign="top">int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intrinsic__CPU__gr.html#ga211618c03a0bf3264a7b22ad626d4f0a">__REVSH</a> (int16_t value)</td></tr>
+<tr class="memdesc:ga211618c03a0bf3264a7b22ad626d4f0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reverse byte order (16 bit) <a href="#ga211618c03a0bf3264a7b22ad626d4f0a">More...</a><br/></td></tr>
+<tr class="separator:ga211618c03a0bf3264a7b22ad626d4f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f9f297f6b91a995ee199fbc796b863"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intrinsic__CPU__gr.html#gad6f9f297f6b91a995ee199fbc796b863">__RBIT</a> (uint32_t value)</td></tr>
<tr class="memdesc:gad6f9f297f6b91a995ee199fbc796b863"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reverse bit order of value. <a href="#gad6f9f297f6b91a995ee199fbc796b863">More...</a><br/></td></tr>
<tr class="separator:gad6f9f297f6b91a995ee199fbc796b863"><td class="memSeparator" colspan="2">&#160;</td></tr>
@@ -250,7 +250,7 @@ Functions</h2></td></tr>
<p>The following functions generate specific Cortex-M instructions that cannot be directly accessed by the C/C++ Compiler. Refer to the <a class="el" href="index.html#ref_man_sec">Cortex-M Reference Manuals</a> for detailed information about these Cortex-M instructions.</p>
<dl class="section note"><dt>Note</dt><dd>When using the <b>Arm Compiler Version 5 Toolchain</b> the following <a class="el" href="group__intrinsic__CPU__gr.html">Intrinsic Functions for CPU Instructions</a> are implemented using the Embedded Assembler. As the Embedded Assembler may cause side effects (Refer to <b>Arm Compiler v5.xx User Guide - Using the Inline and Embedded Assemblers of the Arm Compiler</b> for more information) it is possible to disable the following intrinsic functions and therefore the usage of the Embedded Assembler with the <b><em>define __NO_EMBEDDED_ASM</em></b>:<ul>
<li><a class="el" href="group__intrinsic__CPU__gr.html#gaeef6f853b6df3a365c838ee5b49a7a26">__REV16</a></li>
-<li><a class="el" href="group__intrinsic__CPU__gr.html#ga1ec006e6d79063363cb0c2a2e0b3adbe">__REVSH</a></li>
+<li><a class="el" href="group__intrinsic__CPU__gr.html#ga211618c03a0bf3264a7b22ad626d4f0a">__REVSH</a></li>
<li><a class="el" href="group__intrinsic__CPU__gr.html#gac09134f1bf9c49db07282001afcc9380">__RRX</a> </li>
</ul>
</dd></dl>
@@ -753,14 +753,14 @@ Functions</h2></td></tr>
</div>
</div>
-<a class="anchor" id="ga1ec006e6d79063363cb0c2a2e0b3adbe"></a>
+<a class="anchor" id="ga211618c03a0bf3264a7b22ad626d4f0a"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
- <td class="memname">int32_t __REVSH </td>
+ <td class="memname">int16_t __REVSH </td>
<td>(</td>
- <td class="paramtype">int32_t&#160;</td>
+ <td class="paramtype">int16_t&#160;</td>
<td class="paramname"><em>value</em></td><td>)</td>
<td></td>
</tr>
@@ -876,7 +876,7 @@ Functions</h2></td></tr>
</tr>
</table>
</div><div class="memdoc">
-<p>This function saturates a signed value [not for Cortex-M0, Cortex-M0+, or SC000].</p>
+<p>This function saturates a signed value [not for Cortex-M0, Cortex-M0+, or SC000]. The Q bit is set if saturation occurs.</p>
<dl class="params"><dt>Parameters</dt><dd>
<table class="params">
<tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>Value to be saturated </td></tr>
@@ -1343,7 +1343,7 @@ Functions</h2></td></tr>
</tr>
</table>
</div><div class="memdoc">
-<p>This function saturates an unsigned value [not for Cortex-M0, Cortex-M0+, or SC000].</p>
+<p>This function saturates an unsigned value [not for Cortex-M0, Cortex-M0+, or SC000]. The Q bit is set if saturation occurs.</p>
<dl class="params"><dt>Parameters</dt><dd>
<table class="params">
<tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>Value to be saturated </td></tr>
@@ -1411,7 +1411,7 @@ Functions</h2></td></tr>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__intrinsic__CPU__gr.js b/docs/Core/html/group__intrinsic__CPU__gr.js
index 01310aa..a12621c 100644
--- a/docs/Core/html/group__intrinsic__CPU__gr.js
+++ b/docs/Core/html/group__intrinsic__CPU__gr.js
@@ -22,7 +22,7 @@ var group__intrinsic__CPU__gr =
[ "__RBIT", "group__intrinsic__CPU__gr.html#gad6f9f297f6b91a995ee199fbc796b863", null ],
[ "__REV", "group__intrinsic__CPU__gr.html#ga4717abc17af5ba29b1e4c055e0a0d9b8", null ],
[ "__REV16", "group__intrinsic__CPU__gr.html#gaeef6f853b6df3a365c838ee5b49a7a26", null ],
- [ "__REVSH", "group__intrinsic__CPU__gr.html#ga1ec006e6d79063363cb0c2a2e0b3adbe", null ],
+ [ "__REVSH", "group__intrinsic__CPU__gr.html#ga211618c03a0bf3264a7b22ad626d4f0a", null ],
[ "__ROR", "group__intrinsic__CPU__gr.html#gaf66beb577bb9d90424c3d1d7f684c024", null ],
[ "__RRX", "group__intrinsic__CPU__gr.html#gac09134f1bf9c49db07282001afcc9380", null ],
[ "__SEV", "group__intrinsic__CPU__gr.html#ga3c34da7eb16496ae2668a5b95fa441e7", null ],
diff --git a/docs/Core/html/group__intrinsic__SIMD__gr.html b/docs/Core/html/group__intrinsic__SIMD__gr.html
index 0e323e2..2ba3d96 100644
--- a/docs/Core/html/group__intrinsic__SIMD__gr.html
+++ b/docs/Core/html/group__intrinsic__SIMD__gr.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -3114,7 +3114,7 @@ Functions</h2></td></tr>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__mpu8__functions.html b/docs/Core/html/group__mpu8__functions.html
new file mode 100644
index 0000000..80175a8
--- /dev/null
+++ b/docs/Core/html/group__mpu8__functions.html
@@ -0,0 +1,1142 @@
+<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
+<html xmlns="http://www.w3.org/1999/xhtml">
+<head>
+<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
+<meta http-equiv="X-UA-Compatible" content="IE=9"/>
+<title>MPU Functions for Armv8-M</title>
+<title>CMSIS-Core (Cortex-M): MPU Functions for Armv8-M</title>
+<link href="tabs.css" rel="stylesheet" type="text/css"/>
+<link href="cmsis.css" rel="stylesheet" type="text/css" />
+<script type="text/javascript" src="jquery.js"></script>
+<script type="text/javascript" src="dynsections.js"></script>
+<script type="text/javascript" src="printComponentTabs.js"></script>
+<link href="navtree.css" rel="stylesheet" type="text/css"/>
+<script type="text/javascript" src="resize.js"></script>
+<script type="text/javascript" src="navtree.js"></script>
+<script type="text/javascript">
+ $(document).ready(initResizable);
+ $(window).load(resizeHeight);
+</script>
+<link href="search/search.css" rel="stylesheet" type="text/css"/>
+<script type="text/javascript" src="search/search.js"></script>
+<script type="text/javascript">
+ $(document).ready(function() { searchBox.OnSelectItem(0); });
+</script>
+</head>
+<body>
+<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
+<div id="titlearea">
+<table cellspacing="0" cellpadding="0">
+ <tbody>
+ <tr style="height: 46px;">
+ <td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
+ <td style="padding-left: 0.5em;">
+ <div id="projectname">CMSIS-Core (Cortex-M)
+ &#160;<span id="projectnumber">Version 5.3.0</span>
+ </div>
+ <div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
+ </td>
+ </tr>
+ </tbody>
+</table>
+</div>
+<!-- end header part -->
+<div id="CMSISnav" class="tabs1">
+ <ul class="tablist">
+ <script type="text/javascript">
+ <!--
+ writeComponentTabs.call(this);
+ //-->
+ </script>
+ </ul>
+</div>
+<!-- Generated by Doxygen 1.8.6 -->
+<script type="text/javascript">
+var searchBox = new SearchBox("searchBox", "search",false,'Search');
+</script>
+ <div id="navrow1" class="tabs">
+ <ul class="tablist">
+ <li><a href="index.html"><span>Main&#160;Page</span></a></li>
+ <li><a href="pages.html"><span>Usage&#160;and&#160;Description</span></a></li>
+ <li><a href="modules.html"><span>Reference</span></a></li>
+ <li>
+ <div id="MSearchBox" class="MSearchBoxInactive">
+ <span class="left">
+ <img id="MSearchSelect" src="search/mag_sel.png"
+ onmouseover="return searchBox.OnSearchSelectShow()"
+ onmouseout="return searchBox.OnSearchSelectHide()"
+ alt=""/>
+ <input type="text" id="MSearchField" value="Search" accesskey="S"
+ onfocus="searchBox.OnSearchFieldFocus(true)"
+ onblur="searchBox.OnSearchFieldFocus(false)"
+ onkeyup="searchBox.OnSearchFieldChange(event)"/>
+ </span><span class="right">
+ <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
+ </span>
+ </div>
+ </li>
+ </ul>
+ </div>
+</div><!-- top -->
+<div id="side-nav" class="ui-resizable side-nav-resizable">
+ <div id="nav-tree">
+ <div id="nav-tree-contents">
+ <div id="nav-sync" class="sync"></div>
+ </div>
+ </div>
+ <div id="splitbar" style="-moz-user-select:none;"
+ class="ui-resizable-handle">
+ </div>
+</div>
+<script type="text/javascript">
+$(document).ready(function(){initNavTree('group__mpu8__functions.html','');});
+</script>
+<div id="doc-content">
+<!-- window showing the filter options -->
+<div id="MSearchSelectWindow"
+ onmouseover="return searchBox.OnSearchSelectShow()"
+ onmouseout="return searchBox.OnSearchSelectHide()"
+ onkeydown="return searchBox.OnSearchSelectKey(event)">
+<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>
+
+<!-- iframe showing the search results (closed by default) -->
+<div id="MSearchResultsWindow">
+<iframe src="javascript:void(0)" frameborder="0"
+ name="MSearchResults" id="MSearchResults">
+</iframe>
+</div>
+
+<div class="header">
+ <div class="summary">
+<a href="#nested-classes">Data Structures</a> &#124;
+<a href="#define-members">Macros</a> &#124;
+<a href="#func-members">Functions</a> </div>
+ <div class="headertitle">
+<div class="title">MPU Functions for Armv8-M</div> </div>
+</div><!--header-->
+<div class="contents">
+
+<p>Functions that relate to the Memory Protection Unit.
+<a href="#details">More...</a></p>
+<table class="memberdecls">
+<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
+Data Structures</h2></td></tr>
+<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structARM__MPU__Region__t.html">ARM_MPU_Region_t</a></td></tr>
+<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup information of a single MPU Region. <a href="structARM__MPU__Region__t.html#details">More...</a><br/></td></tr>
+<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
+</table><table class="memberdecls">
+<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
+Macros</h2></td></tr>
+<tr class="memitem:gab4bfac6284dc050dc6fa6aeb8e954c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#gab4bfac6284dc050dc6fa6aeb8e954c2c">ARM_MPU_ATTR_DEVICE</a>&#160;&#160;&#160;( 0U )</td></tr>
+<tr class="memdesc:gab4bfac6284dc050dc6fa6aeb8e954c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attribute for device memory (outer only) <a href="#gab4bfac6284dc050dc6fa6aeb8e954c2c">More...</a><br/></td></tr>
+<tr class="separator:gab4bfac6284dc050dc6fa6aeb8e954c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga03266f9660485693eb1baec6ba255ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#ga03266f9660485693eb1baec6ba255ab2">ARM_MPU_ATTR_NON_CACHEABLE</a>&#160;&#160;&#160;( 4U )</td></tr>
+<tr class="memdesc:ga03266f9660485693eb1baec6ba255ab2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attribute for non-cacheable, normal memory. <a href="#ga03266f9660485693eb1baec6ba255ab2">More...</a><br/></td></tr>
+<tr class="separator:ga03266f9660485693eb1baec6ba255ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:gac2f1c567950e3785d75773362b525390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#gac2f1c567950e3785d75773362b525390">ARM_MPU_ATTR_MEMORY_</a>(NT, WB, RA, WA)</td></tr>
+<tr class="memdesc:gac2f1c567950e3785d75773362b525390"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attribute for normal memory (outer and inner) <a href="#gac2f1c567950e3785d75773362b525390">More...</a><br/></td></tr>
+<tr class="separator:gac2f1c567950e3785d75773362b525390"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:gabfa9ae279357044cf5b74e77af22a686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#gabfa9ae279357044cf5b74e77af22a686">ARM_MPU_ATTR_DEVICE_nGnRnE</a></td></tr>
+<tr class="memdesc:gabfa9ae279357044cf5b74e77af22a686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device memory type non Gathering, non Re-ordering, non Early Write Acknowledgement. <a href="#gabfa9ae279357044cf5b74e77af22a686">More...</a><br/></td></tr>
+<tr class="separator:gabfa9ae279357044cf5b74e77af22a686"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga6e08ae44fab85e03fea96ae6a5fcdfb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#ga6e08ae44fab85e03fea96ae6a5fcdfb0">ARM_MPU_ATTR_DEVICE_nGnRE</a></td></tr>
+<tr class="memdesc:ga6e08ae44fab85e03fea96ae6a5fcdfb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device memory type non Gathering, non Re-ordering, Early Write Acknowledgement. <a href="#ga6e08ae44fab85e03fea96ae6a5fcdfb0">More...</a><br/></td></tr>
+<tr class="separator:ga6e08ae44fab85e03fea96ae6a5fcdfb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:gadcc9977aabb4dc7177d30cbbac1b53d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#gadcc9977aabb4dc7177d30cbbac1b53d1">ARM_MPU_ATTR_DEVICE_nGRE</a></td></tr>
+<tr class="memdesc:gadcc9977aabb4dc7177d30cbbac1b53d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device memory type non Gathering, Re-ordering, Early Write Acknowledgement. <a href="#gadcc9977aabb4dc7177d30cbbac1b53d1">More...</a><br/></td></tr>
+<tr class="separator:gadcc9977aabb4dc7177d30cbbac1b53d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga496bcd6a2bbd038d8935049fec9d0fda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#ga496bcd6a2bbd038d8935049fec9d0fda">ARM_MPU_ATTR_DEVICE_GRE</a></td></tr>
+<tr class="memdesc:ga496bcd6a2bbd038d8935049fec9d0fda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device memory type Gathering, Re-ordering, Early Write Acknowledgement. <a href="#ga496bcd6a2bbd038d8935049fec9d0fda">More...</a><br/></td></tr>
+<tr class="separator:ga496bcd6a2bbd038d8935049fec9d0fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga2c465cc9429b8233bcb9cd7cbef0e54c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#ga2c465cc9429b8233bcb9cd7cbef0e54c">ARM_MPU_ATTR</a>(O, I)</td></tr>
+<tr class="memdesc:ga2c465cc9429b8233bcb9cd7cbef0e54c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory Attribute. <a href="#ga2c465cc9429b8233bcb9cd7cbef0e54c">More...</a><br/></td></tr>
+<tr class="separator:ga2c465cc9429b8233bcb9cd7cbef0e54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga3d0f688198289f72264f73cf72a742e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#ga3d0f688198289f72264f73cf72a742e8">ARM_MPU_SH_NON</a></td></tr>
+<tr class="memdesc:ga3d0f688198289f72264f73cf72a742e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normal memory non-shareable. <a href="#ga3d0f688198289f72264f73cf72a742e8">More...</a><br/></td></tr>
+<tr class="separator:ga3d0f688198289f72264f73cf72a742e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:gac4fddbdb9e1350bce6906de33c1fd500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#gac4fddbdb9e1350bce6906de33c1fd500">ARM_MPU_SH_OUTER</a></td></tr>
+<tr class="memdesc:gac4fddbdb9e1350bce6906de33c1fd500"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normal memory outer shareable. <a href="#gac4fddbdb9e1350bce6906de33c1fd500">More...</a><br/></td></tr>
+<tr class="separator:gac4fddbdb9e1350bce6906de33c1fd500"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga73c70127f24f34781ad463cbe51d8f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#ga73c70127f24f34781ad463cbe51d8f6b">ARM_MPU_SH_INNER</a></td></tr>
+<tr class="memdesc:ga73c70127f24f34781ad463cbe51d8f6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normal memory inner shareable. <a href="#ga73c70127f24f34781ad463cbe51d8f6b">More...</a><br/></td></tr>
+<tr class="separator:ga73c70127f24f34781ad463cbe51d8f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga81b2aa3fb55cdd5feadff02da10d391b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#ga81b2aa3fb55cdd5feadff02da10d391b">ARM_MPU_AP_</a>(RO, NP)</td></tr>
+<tr class="memdesc:ga81b2aa3fb55cdd5feadff02da10d391b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory access permissions. <a href="#ga81b2aa3fb55cdd5feadff02da10d391b">More...</a><br/></td></tr>
+<tr class="separator:ga81b2aa3fb55cdd5feadff02da10d391b"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:gafe39c2f98058bcac7e7e0501e64e7a9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#gafe39c2f98058bcac7e7e0501e64e7a9d">ARM_MPU_RBAR</a>(BASE, SH, RO, NP, XN)</td></tr>
+<tr class="memdesc:gafe39c2f98058bcac7e7e0501e64e7a9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Region Base Address Register value. <a href="#gafe39c2f98058bcac7e7e0501e64e7a9d">More...</a><br/></td></tr>
+<tr class="separator:gafe39c2f98058bcac7e7e0501e64e7a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:gaeaaa071276ba7956944e6c3dc05d677e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#gaeaaa071276ba7956944e6c3dc05d677e">ARM_MPU_RLAR</a>(LIMIT, IDX)</td></tr>
+<tr class="memdesc:gaeaaa071276ba7956944e6c3dc05d677e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Region Limit Address Register value. <a href="#gaeaaa071276ba7956944e6c3dc05d677e">More...</a><br/></td></tr>
+<tr class="separator:gaeaaa071276ba7956944e6c3dc05d677e"><td class="memSeparator" colspan="2">&#160;</td></tr>
+</table><table class="memberdecls">
+<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
+Functions</h2></td></tr>
+<tr class="memitem:ga5a3f40314553baccdeea551f86d9a997"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#ga5a3f40314553baccdeea551f86d9a997">ARM_MPU_Enable</a> (uint32_t MPU_Control)</td></tr>
+<tr class="separator:ga5a3f40314553baccdeea551f86d9a997"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga61814eba4652a0fdfb76bbe222086327"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#ga61814eba4652a0fdfb76bbe222086327">ARM_MPU_Disable</a> (void)</td></tr>
+<tr class="separator:ga61814eba4652a0fdfb76bbe222086327"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga5866c75d6deb9148a1e9af6337eec50a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#ga5866c75d6deb9148a1e9af6337eec50a">ARM_MPU_Enable_NS</a> (uint32_t MPU_Control)</td></tr>
+<tr class="separator:ga5866c75d6deb9148a1e9af6337eec50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga389f9b6049d176bc83f9964d3259b712"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#ga389f9b6049d176bc83f9964d3259b712">ARM_MPU_Disable_NS</a> (void)</td></tr>
+<tr class="separator:ga389f9b6049d176bc83f9964d3259b712"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga1799413f08a157d636a1491371c15ce2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#ga1799413f08a157d636a1491371c15ce2">ARM_MPU_SetMemAttrEx</a> (<a class="el" href="structMPU__Type.html">MPU_Type</a> *mpu, uint8_t idx, uint8_t attr)</td></tr>
+<tr class="separator:ga1799413f08a157d636a1491371c15ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:gab5b3c0a53d19c09a5550f1d9071ae65c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#gab5b3c0a53d19c09a5550f1d9071ae65c">ARM_MPU_SetMemAttr</a> (uint8_t idx, uint8_t attr)</td></tr>
+<tr class="separator:gab5b3c0a53d19c09a5550f1d9071ae65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga5100a150a755902af2455a455a329ef9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#ga5100a150a755902af2455a455a329ef9">ARM_MPU_SetMemAttr_NS</a> (uint8_t idx, uint8_t attr)</td></tr>
+<tr class="separator:ga5100a150a755902af2455a455a329ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga01fa1151c9ec0ba5de76f908c0999316"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#ga01fa1151c9ec0ba5de76f908c0999316">ARM_MPU_ClrRegionEx</a> (<a class="el" href="structMPU__Type.html">MPU_Type</a> *mpu, uint32_t rnr)</td></tr>
+<tr class="separator:ga01fa1151c9ec0ba5de76f908c0999316"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga9dcb0afddf4ac351f33f3c7a5169c62c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#ga9dcb0afddf4ac351f33f3c7a5169c62c">ARM_MPU_ClrRegion</a> (uint32_t rnr)</td></tr>
+<tr class="separator:ga9dcb0afddf4ac351f33f3c7a5169c62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:gac526bc5bfcf048ce57a44c0c0cdadbe4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#gac526bc5bfcf048ce57a44c0c0cdadbe4">ARM_MPU_ClrRegion_NS</a> (uint32_t rnr)</td></tr>
+<tr class="separator:gac526bc5bfcf048ce57a44c0c0cdadbe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga3d50ba8546252bea959e45c8fdf16993"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#ga3d50ba8546252bea959e45c8fdf16993">ARM_MPU_SetRegionEx</a> (<a class="el" href="structMPU__Type.html">MPU_Type</a> *mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)</td></tr>
+<tr class="separator:ga3d50ba8546252bea959e45c8fdf16993"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga6d7f220015c070c0e469948c1775ee3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#ga6d7f220015c070c0e469948c1775ee3d">ARM_MPU_SetRegion</a> (uint32_t rnr, uint32_t rbar, uint32_t rlar)</td></tr>
+<tr class="separator:ga6d7f220015c070c0e469948c1775ee3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga7566931ca9bb9f22d213a67ec5f8c745"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#ga7566931ca9bb9f22d213a67ec5f8c745">ARM_MPU_SetRegion_NS</a> (uint32_t rnr, uint32_t rbar, uint32_t rlar)</td></tr>
+<tr class="separator:ga7566931ca9bb9f22d213a67ec5f8c745"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:gac1a949403bf84eecaf407003fb553ae7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#gac1a949403bf84eecaf407003fb553ae7">ARM_MPU_OrderedMemcpy</a> (volatile uint32_t *dst, const uint32_t *<a class="el" href="group__compiler__conntrol__gr.html#ga378ac21329d33f561f90265eef89f564">__RESTRICT</a> src, uint32_t len)</td></tr>
+<tr class="separator:gac1a949403bf84eecaf407003fb553ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:gab6094419f2abd678f1f3b121cd115049"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#gab6094419f2abd678f1f3b121cd115049">ARM_MPU_LoadEx</a> (<a class="el" href="structMPU__Type.html">MPU_Type</a> *mpu, uint32_t rnr, <a class="el" href="structARM__MPU__Region__t.html">ARM_MPU_Region_t</a> const *table, uint32_t cnt)</td></tr>
+<tr class="separator:gab6094419f2abd678f1f3b121cd115049"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:gaca76614e3091c7324aa9d60e634621bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#gaca76614e3091c7324aa9d60e634621bf">ARM_MPU_Load</a> (uint32_t rnr, <a class="el" href="structARM__MPU__Region__t.html">ARM_MPU_Region_t</a> const *table, uint32_t cnt)</td></tr>
+<tr class="separator:gaca76614e3091c7324aa9d60e634621bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ga7f8c6e09be98067d613e4df1832c543d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu8__functions.html#ga7f8c6e09be98067d613e4df1832c543d">ARM_MPU_Load_NS</a> (uint32_t rnr, <a class="el" href="structARM__MPU__Region__t.html">ARM_MPU_Region_t</a> const *table, uint32_t cnt)</td></tr>
+<tr class="separator:ga7f8c6e09be98067d613e4df1832c543d"><td class="memSeparator" colspan="2">&#160;</td></tr>
+</table>
+<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
+<p>The following functions support the optional Memory Protection Unit (MPU) that is available on the Cortex-M23, M33, M35P processor.</p>
+<p>The MPU is used to prevent from illegal memory accesses that are typically caused by errors in an application software.</p>
+<p><b>Example:</b> </p>
+<div class="fragment"><div class="line"><span class="keywordtype">void</span> main() </div>
+<div class="line">{</div>
+<div class="line"> <span class="comment">// Set Region 0 using Attr 0</span></div>
+<div class="line"> <a class="code" href="group__mpu8__functions.html#gab5b3c0a53d19c09a5550f1d9071ae65c">ARM_MPU_SetMemAttr</a>(0UL, <a class="code" href="group__mpu8__functions.html#ga2c465cc9429b8233bcb9cd7cbef0e54c">ARM_MPU_ATTR</a>( <span class="comment">/* Normal memory */</span></div>
+<div class="line"> <a class="code" href="group__mpu8__functions.html#gac2f1c567950e3785d75773362b525390">ARM_MPU_ATTR_MEMORY_</a>(0UL, 1UL, 1UL, 1UL), <span class="comment">/* Outer Write-Back transient with read and write allocate */</span></div>
+<div class="line"> <a class="code" href="group__mpu8__functions.html#gac2f1c567950e3785d75773362b525390">ARM_MPU_ATTR_MEMORY_</a>(0UL, 0UL, 1UL, 1UL) <span class="comment">/* Inner Write-Through transient with read and write allocate */</span></div>
+<div class="line"> ));</div>
+<div class="line"> </div>
+<div class="line"> <a class="code" href="group__mpu__functions.html#ga16931f9ad84d7289e8218e169ae6db5d">ARM_MPU_SetRegion</a>(0UL,</div>
+<div class="line"> <a class="code" href="group__mpu__functions.html#ga3fead12dc24a6d00ad53f55a042486ca">ARM_MPU_RBAR</a>(0x08000000UL, <a class="code" href="group__mpu8__functions.html#ga3d0f688198289f72264f73cf72a742e8">ARM_MPU_SH_NON</a>, 0UL, 1UL, 1UL), <span class="comment">/* Non-shareable, read/write, non-privileged, execute-never */</span></div>
+<div class="line"> <a class="code" href="group__mpu8__functions.html#gaeaaa071276ba7956944e6c3dc05d677e">ARM_MPU_RLAR</a>(0x080FFFFFUL, 0UL) <span class="comment">/* 1MB memory block using Attr 0 */</span></div>
+<div class="line"> );</div>
+<div class="line"> </div>
+<div class="line"> <a class="code" href="group__mpu__functions.html#ga31406efd492ec9a091a70ffa2d8a42fb">ARM_MPU_Enable</a>(0);</div>
+<div class="line"> </div>
+<div class="line"> <span class="comment">// Execute application code that is access protected by the MPU</span></div>
+<div class="line"> </div>
+<div class="line"> <a class="code" href="group__mpu__functions.html#ga7cbc0a4a066ed90e85c8176228235d57">ARM_MPU_Disable</a>();</div>
+<div class="line">}</div>
+</div><!-- fragment --> <h2 class="groupheader">Macro Definition Documentation</h2>
+<a class="anchor" id="ga81b2aa3fb55cdd5feadff02da10d391b"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define ARM_MPU_AP_</td>
+ <td>(</td>
+ <td class="paramtype">&#160;</td>
+ <td class="paramname">RO, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">&#160;</td>
+ <td class="paramname">NP&#160;</td>
+ </tr>
+ <tr>
+ <td></td>
+ <td>)</td>
+ <td></td><td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">RO</td><td>Read-Only: Set to 1 for read-only memory. </td></tr>
+ <tr><td class="paramname">NP</td><td>Non-Privileged: Set to 1 for non-privileged memory. </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
+<a class="anchor" id="ga2c465cc9429b8233bcb9cd7cbef0e54c"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define ARM_MPU_ATTR</td>
+ <td>(</td>
+ <td class="paramtype">&#160;</td>
+ <td class="paramname">O, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">&#160;</td>
+ <td class="paramname">I&#160;</td>
+ </tr>
+ <tr>
+ <td></td>
+ <td>)</td>
+ <td></td><td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">O</td><td>Outer memory attributes </td></tr>
+ <tr><td class="paramname">I</td><td>O == ARM_MPU_ATTR_DEVICE: Device memory attributes, else: Inner memory attributes </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
+<a class="anchor" id="gab4bfac6284dc050dc6fa6aeb8e954c2c"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define ARM_MPU_ATTR_DEVICE&#160;&#160;&#160;( 0U )</td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+
+</div>
+</div>
+<a class="anchor" id="ga496bcd6a2bbd038d8935049fec9d0fda"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define ARM_MPU_ATTR_DEVICE_GRE</td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+
+</div>
+</div>
+<a class="anchor" id="ga6e08ae44fab85e03fea96ae6a5fcdfb0"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define ARM_MPU_ATTR_DEVICE_nGnRE</td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+
+</div>
+</div>
+<a class="anchor" id="gabfa9ae279357044cf5b74e77af22a686"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define ARM_MPU_ATTR_DEVICE_nGnRnE</td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+
+</div>
+</div>
+<a class="anchor" id="gadcc9977aabb4dc7177d30cbbac1b53d1"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define ARM_MPU_ATTR_DEVICE_nGRE</td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+
+</div>
+</div>
+<a class="anchor" id="gac2f1c567950e3785d75773362b525390"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define ARM_MPU_ATTR_MEMORY_</td>
+ <td>(</td>
+ <td class="paramtype">&#160;</td>
+ <td class="paramname">NT, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">&#160;</td>
+ <td class="paramname">WB, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">&#160;</td>
+ <td class="paramname">RA, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">&#160;</td>
+ <td class="paramname">WA&#160;</td>
+ </tr>
+ <tr>
+ <td></td>
+ <td>)</td>
+ <td></td><td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">NT</td><td>Non-Transient: Set to 1 for non-transient data. </td></tr>
+ <tr><td class="paramname">WB</td><td>Write-Back: Set to 1 to use write-back update policy. </td></tr>
+ <tr><td class="paramname">RA</td><td>Read Allocation: Set to 1 to use cache allocation on read miss. </td></tr>
+ <tr><td class="paramname">WA</td><td>Write Allocation: Set to 1 to use cache allocation on write miss. </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
+<a class="anchor" id="ga03266f9660485693eb1baec6ba255ab2"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define ARM_MPU_ATTR_NON_CACHEABLE&#160;&#160;&#160;( 4U )</td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+
+</div>
+</div>
+<a class="anchor" id="gafe39c2f98058bcac7e7e0501e64e7a9d"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define ARM_MPU_RBAR</td>
+ <td>(</td>
+ <td class="paramtype">&#160;</td>
+ <td class="paramname">BASE, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">&#160;</td>
+ <td class="paramname">SH, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">&#160;</td>
+ <td class="paramname">RO, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">&#160;</td>
+ <td class="paramname">NP, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">&#160;</td>
+ <td class="paramname">XN&#160;</td>
+ </tr>
+ <tr>
+ <td></td>
+ <td>)</td>
+ <td></td><td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">BASE</td><td>The base address bits [31:5] of a memory region. The value is zero extended. Effective address gets 32 byte aligned. </td></tr>
+ <tr><td class="paramname">SH</td><td>Defines the Shareability domain for this memory region. </td></tr>
+ <tr><td class="paramname">RO</td><td>Read-Only: Set to 1 for a read-only memory region. </td></tr>
+ <tr><td class="paramname">NP</td><td>Non-Privileged: Set to 1 for a non-privileged memory region. </td></tr>
+ <tr><td class="paramname">XN</td><td>eXecute Never: Set to 1 for a non-executable memory region. </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
+<a class="anchor" id="gaeaaa071276ba7956944e6c3dc05d677e"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define ARM_MPU_RLAR</td>
+ <td>(</td>
+ <td class="paramtype">&#160;</td>
+ <td class="paramname">LIMIT, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">&#160;</td>
+ <td class="paramname">IDX&#160;</td>
+ </tr>
+ <tr>
+ <td></td>
+ <td>)</td>
+ <td></td><td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">LIMIT</td><td>The limit address bits [31:5] for this memory region. The value is one extended. </td></tr>
+ <tr><td class="paramname">IDX</td><td>The attribute index to be associated with this memory region. </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
+<a class="anchor" id="ga73c70127f24f34781ad463cbe51d8f6b"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define ARM_MPU_SH_INNER</td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+
+</div>
+</div>
+<a class="anchor" id="ga3d0f688198289f72264f73cf72a742e8"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define ARM_MPU_SH_NON</td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+
+</div>
+</div>
+<a class="anchor" id="gac4fddbdb9e1350bce6906de33c1fd500"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">#define ARM_MPU_SH_OUTER</td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+
+</div>
+</div>
+<h2 class="groupheader">Function Documentation</h2>
+<a class="anchor" id="ga9dcb0afddf4ac351f33f3c7a5169c62c"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void ARM_MPU_ClrRegion </td>
+ <td>(</td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>rnr</em></td><td>)</td>
+ <td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Clear and disable the given MPU region. </p>
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">rnr</td><td>Region number to be cleared. </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
+<a class="anchor" id="gac526bc5bfcf048ce57a44c0c0cdadbe4"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void ARM_MPU_ClrRegion_NS </td>
+ <td>(</td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>rnr</em></td><td>)</td>
+ <td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Clear and disable the given Non-secure MPU region. </p>
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">rnr</td><td>Region number to be cleared. </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
+<a class="anchor" id="ga01fa1151c9ec0ba5de76f908c0999316"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void ARM_MPU_ClrRegionEx </td>
+ <td>(</td>
+ <td class="paramtype"><a class="el" href="structMPU__Type.html">MPU_Type</a> *&#160;</td>
+ <td class="paramname"><em>mpu</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>rnr</em>&#160;</td>
+ </tr>
+ <tr>
+ <td></td>
+ <td>)</td>
+ <td></td><td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Clear and disable the given MPU region of the given MPU. </p>
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">mpu</td><td>Pointer to MPU to be used. </td></tr>
+ <tr><td class="paramname">rnr</td><td>Region number to be cleared. </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
+<a class="anchor" id="ga61814eba4652a0fdfb76bbe222086327"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void ARM_MPU_Disable </td>
+ <td>(</td>
+ <td class="paramtype">void&#160;</td>
+ <td class="paramname"></td><td>)</td>
+ <td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Disable the MPU. </p>
+
+</div>
+</div>
+<a class="anchor" id="ga389f9b6049d176bc83f9964d3259b712"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void ARM_MPU_Disable_NS </td>
+ <td>(</td>
+ <td class="paramtype">void&#160;</td>
+ <td class="paramname"></td><td>)</td>
+ <td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Disable the Non-secure MPU. </p>
+
+</div>
+</div>
+<a class="anchor" id="ga5a3f40314553baccdeea551f86d9a997"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void ARM_MPU_Enable </td>
+ <td>(</td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>MPU_Control</em></td><td>)</td>
+ <td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Enable the MPU. </p>
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">MPU_Control</td><td>Default access permissions for unconfigured regions. </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
+<a class="anchor" id="ga5866c75d6deb9148a1e9af6337eec50a"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> ARM_MPU_Enable_NS </td>
+ <td>(</td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>MPU_Control</em></td><td>)</td>
+ <td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Enable the Non-secure MPU. </p>
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">MPU_Control</td><td>Default access permissions for unconfigured regions. </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
+<a class="anchor" id="gaca76614e3091c7324aa9d60e634621bf"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void ARM_MPU_Load </td>
+ <td>(</td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>rnr</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype"><a class="el" href="structARM__MPU__Region__t.html">ARM_MPU_Region_t</a> const *&#160;</td>
+ <td class="paramname"><em>table</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>cnt</em>&#160;</td>
+ </tr>
+ <tr>
+ <td></td>
+ <td>)</td>
+ <td></td><td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Load the given number of MPU regions from a table. </p>
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">rnr</td><td>First region number to be configured. </td></tr>
+ <tr><td class="paramname">table</td><td>Pointer to the MPU configuration table. </td></tr>
+ <tr><td class="paramname">cnt</td><td>Amount of regions to be configured.</td></tr>
+ </table>
+ </dd>
+</dl>
+<p><b>Example:</b> </p>
+<div class="fragment"><div class="line"><span class="keyword">const</span> <a class="code" href="structARM__MPU__Region__t.html">ARM_MPU_Region_t</a> mpuTable[1][4] = {</div>
+<div class="line"> {</div>
+<div class="line"> <span class="comment">// BASE SH RO NP XN LIMIT ATTR </span></div>
+<div class="line"> { .<a class="code" href="structARM__MPU__Region__t.html#afe7a7721aa08988d915670efa432cdd2">RBAR</a> = <a class="code" href="group__mpu__functions.html#ga3fead12dc24a6d00ad53f55a042486ca">ARM_MPU_RBAR</a>(0x08000000UL, <a class="code" href="group__mpu8__functions.html#ga3d0f688198289f72264f73cf72a742e8">ARM_MPU_SH_NON</a>, 0UL, 1UL, 0UL), .RLAR = <a class="code" href="group__mpu8__functions.html#gaeaaa071276ba7956944e6c3dc05d677e">ARM_MPU_RLAR</a>(0x080FFFFFUL, 0UL) },</div>
+<div class="line"> { .RBAR = <a class="code" href="group__mpu__functions.html#ga3fead12dc24a6d00ad53f55a042486ca">ARM_MPU_RBAR</a>(0x20000000UL, <a class="code" href="group__mpu8__functions.html#ga3d0f688198289f72264f73cf72a742e8">ARM_MPU_SH_NON</a>, 0UL, 1UL, 1UL), .RLAR = <a class="code" href="group__mpu8__functions.html#gaeaaa071276ba7956944e6c3dc05d677e">ARM_MPU_RLAR</a>(0x20007FFFUL, 0UL) },</div>
+<div class="line"> { .RBAR = <a class="code" href="group__mpu__functions.html#ga3fead12dc24a6d00ad53f55a042486ca">ARM_MPU_RBAR</a>(0x40020000UL, <a class="code" href="group__mpu8__functions.html#ga3d0f688198289f72264f73cf72a742e8">ARM_MPU_SH_NON</a>, 0UL, 1UL, 1UL), .RLAR = <a class="code" href="group__mpu8__functions.html#gaeaaa071276ba7956944e6c3dc05d677e">ARM_MPU_RLAR</a>(0x40021FFFUL, 1UL) },</div>
+<div class="line"> { .RBAR = <a class="code" href="group__mpu__functions.html#ga3fead12dc24a6d00ad53f55a042486ca">ARM_MPU_RBAR</a>(0x40022000UL, <a class="code" href="group__mpu8__functions.html#ga3d0f688198289f72264f73cf72a742e8">ARM_MPU_SH_NON</a>, 0UL, 1UL, 1UL), .RLAR = <a class="code" href="group__mpu8__functions.html#gaeaaa071276ba7956944e6c3dc05d677e">ARM_MPU_RLAR</a>(0x40022FFFUL, 1UL) }</div>
+<div class="line"> }</div>
+<div class="line">};</div>
+<div class="line"> </div>
+<div class="line"><span class="keywordtype">void</span> UpdateMpu(uint32_t idx)</div>
+<div class="line">{</div>
+<div class="line"> <a class="code" href="group__mpu__functions.html#gafa27b26d5847fa8e465584e376b6078a">ARM_MPU_Load</a>(0, mpuTable[idx], 4);</div>
+<div class="line">}</div>
+</div><!-- fragment -->
+</div>
+</div>
+<a class="anchor" id="ga7f8c6e09be98067d613e4df1832c543d"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void ARM_MPU_Load_NS </td>
+ <td>(</td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>rnr</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype"><a class="el" href="structARM__MPU__Region__t.html">ARM_MPU_Region_t</a> const *&#160;</td>
+ <td class="paramname"><em>table</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>cnt</em>&#160;</td>
+ </tr>
+ <tr>
+ <td></td>
+ <td>)</td>
+ <td></td><td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Load the given number of MPU regions from a table to the Non-secure MPU. </p>
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">rnr</td><td>First region number to be configured. </td></tr>
+ <tr><td class="paramname">table</td><td>Pointer to the MPU configuration table. </td></tr>
+ <tr><td class="paramname">cnt</td><td>Amount of regions to be configured. </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
+<a class="anchor" id="gab6094419f2abd678f1f3b121cd115049"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void ARM_MPU_LoadEx </td>
+ <td>(</td>
+ <td class="paramtype"><a class="el" href="structMPU__Type.html">MPU_Type</a> *&#160;</td>
+ <td class="paramname"><em>mpu</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>rnr</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype"><a class="el" href="structARM__MPU__Region__t.html">ARM_MPU_Region_t</a> const *&#160;</td>
+ <td class="paramname"><em>table</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>cnt</em>&#160;</td>
+ </tr>
+ <tr>
+ <td></td>
+ <td>)</td>
+ <td></td><td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Load the given number of MPU regions from a table to the given MPU. </p>
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">mpu</td><td>Pointer to the MPU registers to be used. </td></tr>
+ <tr><td class="paramname">rnr</td><td>First region number to be configured. </td></tr>
+ <tr><td class="paramname">table</td><td>Pointer to the MPU configuration table. </td></tr>
+ <tr><td class="paramname">cnt</td><td>Amount of regions to be configured. </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
+<a class="anchor" id="gac1a949403bf84eecaf407003fb553ae7"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void ARM_MPU_OrderedMemcpy </td>
+ <td>(</td>
+ <td class="paramtype">volatile uint32_t *&#160;</td>
+ <td class="paramname"><em>dst</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">const uint32_t *<a class="el" href="group__compiler__conntrol__gr.html#ga378ac21329d33f561f90265eef89f564">__RESTRICT</a>&#160;</td>
+ <td class="paramname"><em>src</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>len</em>&#160;</td>
+ </tr>
+ <tr>
+ <td></td>
+ <td>)</td>
+ <td></td><td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Memcopy with strictly ordered memory access, e.g. for register targets. </p>
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">dst</td><td>Destination data is copied to. </td></tr>
+ <tr><td class="paramname">src</td><td>Source data is copied from. </td></tr>
+ <tr><td class="paramname">len</td><td>Amount of data words to be copied. </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
+<a class="anchor" id="gab5b3c0a53d19c09a5550f1d9071ae65c"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void ARM_MPU_SetMemAttr </td>
+ <td>(</td>
+ <td class="paramtype">uint8_t&#160;</td>
+ <td class="paramname"><em>idx</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">uint8_t&#160;</td>
+ <td class="paramname"><em>attr</em>&#160;</td>
+ </tr>
+ <tr>
+ <td></td>
+ <td>)</td>
+ <td></td><td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Set the memory attribute encoding. </p>
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">idx</td><td>The attribute index to be set [0-7] </td></tr>
+ <tr><td class="paramname">attr</td><td>The attribute value to be set. </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
+<a class="anchor" id="ga5100a150a755902af2455a455a329ef9"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void ARM_MPU_SetMemAttr_NS </td>
+ <td>(</td>
+ <td class="paramtype">uint8_t&#160;</td>
+ <td class="paramname"><em>idx</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">uint8_t&#160;</td>
+ <td class="paramname"><em>attr</em>&#160;</td>
+ </tr>
+ <tr>
+ <td></td>
+ <td>)</td>
+ <td></td><td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Set the memory attribute encoding to the Non-secure MPU. </p>
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">idx</td><td>The attribute index to be set [0-7] </td></tr>
+ <tr><td class="paramname">attr</td><td>The attribute value to be set. </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
+<a class="anchor" id="ga1799413f08a157d636a1491371c15ce2"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void ARM_MPU_SetMemAttrEx </td>
+ <td>(</td>
+ <td class="paramtype"><a class="el" href="structMPU__Type.html">MPU_Type</a> *&#160;</td>
+ <td class="paramname"><em>mpu</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">uint8_t&#160;</td>
+ <td class="paramname"><em>idx</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">uint8_t&#160;</td>
+ <td class="paramname"><em>attr</em>&#160;</td>
+ </tr>
+ <tr>
+ <td></td>
+ <td>)</td>
+ <td></td><td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Set the memory attribute encoding to the given MPU. </p>
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">mpu</td><td>Pointer to the MPU to be configured. </td></tr>
+ <tr><td class="paramname">idx</td><td>The attribute index to be set [0-7] </td></tr>
+ <tr><td class="paramname">attr</td><td>The attribute value to be set. </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
+<a class="anchor" id="ga6d7f220015c070c0e469948c1775ee3d"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void ARM_MPU_SetRegion </td>
+ <td>(</td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>rnr</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>rbar</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>rlar</em>&#160;</td>
+ </tr>
+ <tr>
+ <td></td>
+ <td>)</td>
+ <td></td><td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Configure the given MPU region. </p>
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">rnr</td><td>Region number to be configured. </td></tr>
+ <tr><td class="paramname">rbar</td><td>Value for RBAR register. </td></tr>
+ <tr><td class="paramname">rlar</td><td>Value for RLAR register. </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
+<a class="anchor" id="ga7566931ca9bb9f22d213a67ec5f8c745"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void ARM_MPU_SetRegion_NS </td>
+ <td>(</td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>rnr</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>rbar</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>rlar</em>&#160;</td>
+ </tr>
+ <tr>
+ <td></td>
+ <td>)</td>
+ <td></td><td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Configure the given Non-secure MPU region. </p>
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">rnr</td><td>Region number to be configured. </td></tr>
+ <tr><td class="paramname">rbar</td><td>Value for RBAR register. </td></tr>
+ <tr><td class="paramname">rlar</td><td>Value for RLAR register. </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
+<a class="anchor" id="ga3d50ba8546252bea959e45c8fdf16993"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void ARM_MPU_SetRegionEx </td>
+ <td>(</td>
+ <td class="paramtype"><a class="el" href="structMPU__Type.html">MPU_Type</a> *&#160;</td>
+ <td class="paramname"><em>mpu</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>rnr</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>rbar</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>rlar</em>&#160;</td>
+ </tr>
+ <tr>
+ <td></td>
+ <td>)</td>
+ <td></td><td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Configure the given MPU region of the given MPU. </p>
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">mpu</td><td>Pointer to MPU to be used. </td></tr>
+ <tr><td class="paramname">rnr</td><td>Region number to be configured. </td></tr>
+ <tr><td class="paramname">rbar</td><td>Value for RBAR register. </td></tr>
+ <tr><td class="paramname">rlar</td><td>Value for RLAR register. </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
+</div><!-- contents -->
+</div><!-- doc-content -->
+<!-- start footer part -->
+<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
+ <ul>
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
+ <!--
+ <a href="http://www.doxygen.org/index.html">
+ <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
+ -->
+ </li>
+ </ul>
+</div>
+</body>
+</html>
diff --git a/docs/Core/html/group__mpu8__functions.js b/docs/Core/html/group__mpu8__functions.js
new file mode 100644
index 0000000..9c95721
--- /dev/null
+++ b/docs/Core/html/group__mpu8__functions.js
@@ -0,0 +1,39 @@
+var group__mpu8__functions =
+[
+ [ "ARM_MPU_Region_t", "structARM__MPU__Region__t.html", [
+ [ "RASR", "structARM__MPU__Region__t.html#a6a3e404b403c8df611f27d902d745d8d", null ],
+ [ "RBAR", "structARM__MPU__Region__t.html#afe7a7721aa08988d915670efa432cdd2", null ],
+ [ "RLAR", "structARM__MPU__Region__t.html#ab5d3a650dbffd0b272bf7df5b140e8a8", null ]
+ ] ],
+ [ "ARM_MPU_AP_", "group__mpu8__functions.html#ga81b2aa3fb55cdd5feadff02da10d391b", null ],
+ [ "ARM_MPU_ATTR", "group__mpu8__functions.html#ga2c465cc9429b8233bcb9cd7cbef0e54c", null ],
+ [ "ARM_MPU_ATTR_DEVICE", "group__mpu8__functions.html#gab4bfac6284dc050dc6fa6aeb8e954c2c", null ],
+ [ "ARM_MPU_ATTR_DEVICE_GRE", "group__mpu8__functions.html#ga496bcd6a2bbd038d8935049fec9d0fda", null ],
+ [ "ARM_MPU_ATTR_DEVICE_nGnRE", "group__mpu8__functions.html#ga6e08ae44fab85e03fea96ae6a5fcdfb0", null ],
+ [ "ARM_MPU_ATTR_DEVICE_nGnRnE", "group__mpu8__functions.html#gabfa9ae279357044cf5b74e77af22a686", null ],
+ [ "ARM_MPU_ATTR_DEVICE_nGRE", "group__mpu8__functions.html#gadcc9977aabb4dc7177d30cbbac1b53d1", null ],
+ [ "ARM_MPU_ATTR_MEMORY_", "group__mpu8__functions.html#gac2f1c567950e3785d75773362b525390", null ],
+ [ "ARM_MPU_ATTR_NON_CACHEABLE", "group__mpu8__functions.html#ga03266f9660485693eb1baec6ba255ab2", null ],
+ [ "ARM_MPU_RBAR", "group__mpu8__functions.html#gafe39c2f98058bcac7e7e0501e64e7a9d", null ],
+ [ "ARM_MPU_RLAR", "group__mpu8__functions.html#gaeaaa071276ba7956944e6c3dc05d677e", null ],
+ [ "ARM_MPU_SH_INNER", "group__mpu8__functions.html#ga73c70127f24f34781ad463cbe51d8f6b", null ],
+ [ "ARM_MPU_SH_NON", "group__mpu8__functions.html#ga3d0f688198289f72264f73cf72a742e8", null ],
+ [ "ARM_MPU_SH_OUTER", "group__mpu8__functions.html#gac4fddbdb9e1350bce6906de33c1fd500", null ],
+ [ "ARM_MPU_ClrRegion", "group__mpu8__functions.html#ga9dcb0afddf4ac351f33f3c7a5169c62c", null ],
+ [ "ARM_MPU_ClrRegion_NS", "group__mpu8__functions.html#gac526bc5bfcf048ce57a44c0c0cdadbe4", null ],
+ [ "ARM_MPU_ClrRegionEx", "group__mpu8__functions.html#ga01fa1151c9ec0ba5de76f908c0999316", null ],
+ [ "ARM_MPU_Disable", "group__mpu8__functions.html#ga61814eba4652a0fdfb76bbe222086327", null ],
+ [ "ARM_MPU_Disable_NS", "group__mpu8__functions.html#ga389f9b6049d176bc83f9964d3259b712", null ],
+ [ "ARM_MPU_Enable", "group__mpu8__functions.html#ga5a3f40314553baccdeea551f86d9a997", null ],
+ [ "ARM_MPU_Enable_NS", "group__mpu8__functions.html#ga5866c75d6deb9148a1e9af6337eec50a", null ],
+ [ "ARM_MPU_Load", "group__mpu8__functions.html#gaca76614e3091c7324aa9d60e634621bf", null ],
+ [ "ARM_MPU_Load_NS", "group__mpu8__functions.html#ga7f8c6e09be98067d613e4df1832c543d", null ],
+ [ "ARM_MPU_LoadEx", "group__mpu8__functions.html#gab6094419f2abd678f1f3b121cd115049", null ],
+ [ "ARM_MPU_OrderedMemcpy", "group__mpu8__functions.html#gac1a949403bf84eecaf407003fb553ae7", null ],
+ [ "ARM_MPU_SetMemAttr", "group__mpu8__functions.html#gab5b3c0a53d19c09a5550f1d9071ae65c", null ],
+ [ "ARM_MPU_SetMemAttr_NS", "group__mpu8__functions.html#ga5100a150a755902af2455a455a329ef9", null ],
+ [ "ARM_MPU_SetMemAttrEx", "group__mpu8__functions.html#ga1799413f08a157d636a1491371c15ce2", null ],
+ [ "ARM_MPU_SetRegion", "group__mpu8__functions.html#ga6d7f220015c070c0e469948c1775ee3d", null ],
+ [ "ARM_MPU_SetRegion_NS", "group__mpu8__functions.html#ga7566931ca9bb9f22d213a67ec5f8c745", null ],
+ [ "ARM_MPU_SetRegionEx", "group__mpu8__functions.html#ga3d50ba8546252bea959e45c8fdf16993", null ]
+]; \ No newline at end of file
diff --git a/docs/Core/html/group__mpu__defines.html b/docs/Core/html/group__mpu__defines.html
index ba7ee01..ad14e84 100644
--- a/docs/Core/html/group__mpu__defines.html
+++ b/docs/Core/html/group__mpu__defines.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -110,7 +110,7 @@ $(document).ready(function(){initNavTree('group__mpu__defines.html','');});
<div class="summary">
<a href="#define-members">Macros</a> </div>
<div class="headertitle">
-<div class="title">Define values<div class="ingroups"><a class="el" href="group__mpu__functions.html">MPU Functions for Armv7-M</a></div></div> </div>
+<div class="title">Define values<div class="ingroups"><a class="el" href="group__mpu__functions.html">MPU Functions for Armv6-M/v7-M</a></div></div> </div>
</div><!--header-->
<div class="contents">
@@ -291,7 +291,7 @@ Macros</h2></td></tr>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__mpu__functions.html b/docs/Core/html/group__mpu__functions.html
index 0803dee..82bccc6 100644
--- a/docs/Core/html/group__mpu__functions.html
+++ b/docs/Core/html/group__mpu__functions.html
@@ -3,8 +3,8 @@
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
-<title>MPU Functions for Armv7-M</title>
-<title>CMSIS-Core (Cortex-M): MPU Functions for Armv7-M</title>
+<title>MPU Functions for Armv6-M/v7-M</title>
+<title>CMSIS-Core (Cortex-M): MPU Functions for Armv6-M/v7-M</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="cmsis.css" rel="stylesheet" type="text/css" />
<script type="text/javascript" src="jquery.js"></script>
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -113,7 +113,7 @@ $(document).ready(function(){initNavTree('group__mpu__functions.html','');});
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> </div>
<div class="headertitle">
-<div class="title">MPU Functions for Armv7-M</div> </div>
+<div class="title">MPU Functions for Armv6-M/v7-M</div> </div>
</div><!--header-->
<div class="contents">
@@ -160,6 +160,8 @@ Functions</h2></td></tr>
<tr class="separator:ga16931f9ad84d7289e8218e169ae6db5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042ba1a6a1a58795231459ac0410b809"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu__functions.html#ga042ba1a6a1a58795231459ac0410b809">ARM_MPU_SetRegionEx</a> (uint32_t rnr, uint32_t rbar, uint32_t rasr)</td></tr>
<tr class="separator:ga042ba1a6a1a58795231459ac0410b809"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:gac1a949403bf84eecaf407003fb553ae7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu__functions.html#gac1a949403bf84eecaf407003fb553ae7">ARM_MPU_OrderedMemcpy</a> (volatile uint32_t *dst, const uint32_t *<a class="el" href="group__compiler__conntrol__gr.html#ga378ac21329d33f561f90265eef89f564">__RESTRICT</a> src, uint32_t len)</td></tr>
+<tr class="separator:gac1a949403bf84eecaf407003fb553ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa27b26d5847fa8e465584e376b6078a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mpu__functions.html#gafa27b26d5847fa8e465584e376b6078a">ARM_MPU_Load</a> (MPU_Region_t const *table, uint32_t cnt)</td></tr>
<tr class="separator:gafa27b26d5847fa8e465584e376b6078a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
@@ -403,7 +405,7 @@ Functions</h2></td></tr>
</table>
</dd>
</dl>
-<p>The function <a class="el" href="group__mpu__functions.html#ga31406efd492ec9a091a70ffa2d8a42fb">ARM_MPU_Enable</a> writes to the register <a class="el" href="structMPU__Type.html#a769178ef949f0d5d8f18ddbd9e4e926f">MPU-&gt;CTRL</a> and sets bit ENABLE. The parameter <em>MPU_CTRL</em> provides additional bit values (see table below) that configure the MPU behaviour. For processors that implement an <b>MPU Fault Handler</b> the <a class="el" href="group__NVIC__gr.html">MemoryManagement_IRQn</a> exception is enabled by setting the bit MEMFAULTACT in register SBC-&gt;SHCSR.</p>
+<p>The function <a class="el" href="group__mpu8__functions.html#ga5a3f40314553baccdeea551f86d9a997">ARM_MPU_Enable</a> writes to the register <a class="el" href="structMPU__Type.html#a769178ef949f0d5d8f18ddbd9e4e926f">MPU-&gt;CTRL</a> and sets bit ENABLE. The parameter <em>MPU_CTRL</em> provides additional bit values (see table below) that configure the MPU behaviour. For processors that implement an <b>MPU Fault Handler</b> the <a class="el" href="group__NVIC__gr.html">MemoryManagement_IRQn</a> exception is enabled by setting the bit MEMFAULTACT in register SBC-&gt;SHCSR.</p>
<p>The following table contains possible values for the parameter <em>MPU_CTRL</em> that set specific bits in register MPU-&gt;CTRL. </p>
<table class="doxtable">
<tr>
@@ -453,11 +455,11 @@ Functions</h2></td></tr>
</table>
</dd>
</dl>
-<dl class="section note"><dt>Note</dt><dd>only up to 16 regions can be handled as the function <a class="el" href="group__mpu__functions.html#gafa27b26d5847fa8e465584e376b6078a">ARM_MPU_Load</a> uses the REGION field in <a class="el" href="structMPU__Type.html#a990c609b26d990b8ba832b110adfd353">MPU-&gt;RBAR</a>.</dd></dl>
+<dl class="section note"><dt>Note</dt><dd>only up to 16 regions can be handled as the function <a class="el" href="group__mpu8__functions.html#gaca76614e3091c7324aa9d60e634621bf">ARM_MPU_Load</a> uses the REGION field in <a class="el" href="structMPU__Type.html#a990c609b26d990b8ba832b110adfd353">MPU-&gt;RBAR</a>.</dd></dl>
<p><b>Example:</b> </p>
<div class="fragment"><div class="line"><span class="keyword">const</span> <a class="code" href="structARM__MPU__Region__t.html">ARM_MPU_Region_t</a> mpuTable[3][4] = {</div>
<div class="line"> {</div>
-<div class="line"> { .<a class="code" href="structARM__MPU__Region__t.html#aa5e3c6aeaddbc0c283085dc971dd1a22">RBAR</a> = <a class="code" href="group__mpu__functions.html#ga3fead12dc24a6d00ad53f55a042486ca">ARM_MPU_RBAR</a>(0UL, 0x08000000UL), .RASR = <a class="code" href="group__mpu__functions.html#ga96b93785c92e2dbcb3a2356c25bf2adc">ARM_MPU_RASR</a>(0UL, ARM_MPU_AP_FULL, 0UL, 0UL, 1UL, 1UL, 0x00UL, ARM_MPU_REGION_SIZE_1MB) },</div>
+<div class="line"> { .<a class="code" href="structARM__MPU__Region__t.html#afe7a7721aa08988d915670efa432cdd2">RBAR</a> = <a class="code" href="group__mpu__functions.html#ga3fead12dc24a6d00ad53f55a042486ca">ARM_MPU_RBAR</a>(0UL, 0x08000000UL), .RASR = <a class="code" href="group__mpu__functions.html#ga96b93785c92e2dbcb3a2356c25bf2adc">ARM_MPU_RASR</a>(0UL, ARM_MPU_AP_FULL, 0UL, 0UL, 1UL, 1UL, 0x00UL, ARM_MPU_REGION_SIZE_1MB) },</div>
<div class="line"> { .RBAR = <a class="code" href="group__mpu__functions.html#ga3fead12dc24a6d00ad53f55a042486ca">ARM_MPU_RBAR</a>(1UL, 0x20000000UL), .RASR = <a class="code" href="group__mpu__functions.html#ga96b93785c92e2dbcb3a2356c25bf2adc">ARM_MPU_RASR</a>(1UL, ARM_MPU_AP_FULL, 0UL, 0UL, 1UL, 1UL, 0x00UL, ARM_MPU_REGION_SIZE_32KB) },</div>
<div class="line"> { .RBAR = <a class="code" href="group__mpu__functions.html#ga3fead12dc24a6d00ad53f55a042486ca">ARM_MPU_RBAR</a>(2UL, 0x40020000UL), .RASR = <a class="code" href="group__mpu__functions.html#ga96b93785c92e2dbcb3a2356c25bf2adc">ARM_MPU_RASR</a>(1UL, ARM_MPU_AP_FULL, 2UL, 0UL, 0UL, 0UL, 0x00UL, ARM_MPU_REGION_SIZE_8KB) }, </div>
<div class="line"> { .RBAR = <a class="code" href="group__mpu__functions.html#ga3fead12dc24a6d00ad53f55a042486ca">ARM_MPU_RBAR</a>(3UL, 0x40022000UL), .RASR = <a class="code" href="group__mpu__functions.html#ga96b93785c92e2dbcb3a2356c25bf2adc">ARM_MPU_RASR</a>(1UL, ARM_MPU_AP_FULL, 2UL, 0UL, 0UL, 0UL, 0xC0UL, ARM_MPU_REGION_SIZE_4KB) }</div>
@@ -483,6 +485,47 @@ Functions</h2></td></tr>
</div><!-- fragment -->
</div>
</div>
+<a class="anchor" id="gac1a949403bf84eecaf407003fb553ae7"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname"><a class="el" href="group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> void ARM_MPU_OrderedMemcpy </td>
+ <td>(</td>
+ <td class="paramtype">volatile uint32_t *&#160;</td>
+ <td class="paramname"><em>dst</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">const uint32_t *<a class="el" href="group__compiler__conntrol__gr.html#ga378ac21329d33f561f90265eef89f564">__RESTRICT</a>&#160;</td>
+ <td class="paramname"><em>src</em>, </td>
+ </tr>
+ <tr>
+ <td class="paramkey"></td>
+ <td></td>
+ <td class="paramtype">uint32_t&#160;</td>
+ <td class="paramname"><em>len</em>&#160;</td>
+ </tr>
+ <tr>
+ <td></td>
+ <td>)</td>
+ <td></td><td></td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Memcopy with strictly ordered memory access, e.g. for register targets. </p>
+<dl class="params"><dt>Parameters</dt><dd>
+ <table class="params">
+ <tr><td class="paramname">dst</td><td>Destination data is copied to. </td></tr>
+ <tr><td class="paramname">src</td><td>Source data is copied from. </td></tr>
+ <tr><td class="paramname">len</td><td>Amount of data words to be copied. </td></tr>
+ </table>
+ </dd>
+</dl>
+
+</div>
+</div>
<a class="anchor" id="ga16931f9ad84d7289e8218e169ae6db5d"></a>
<div class="memitem">
<div class="memproto">
@@ -564,7 +607,7 @@ Functions</h2></td></tr>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__mpu__functions.js b/docs/Core/html/group__mpu__functions.js
index a7f207f..dbc5445 100644
--- a/docs/Core/html/group__mpu__functions.js
+++ b/docs/Core/html/group__mpu__functions.js
@@ -16,7 +16,8 @@ var group__mpu__functions =
] ],
[ "ARM_MPU_Region_t", "structARM__MPU__Region__t.html", [
[ "RASR", "structARM__MPU__Region__t.html#a6a3e404b403c8df611f27d902d745d8d", null ],
- [ "RBAR", "structARM__MPU__Region__t.html#aa5e3c6aeaddbc0c283085dc971dd1a22", null ]
+ [ "RBAR", "structARM__MPU__Region__t.html#afe7a7721aa08988d915670efa432cdd2", null ],
+ [ "RLAR", "structARM__MPU__Region__t.html#ab5d3a650dbffd0b272bf7df5b140e8a8", null ]
] ],
[ "ARM_MPU_RASR", "group__mpu__functions.html#ga96b93785c92e2dbcb3a2356c25bf2adc", null ],
[ "ARM_MPU_RASR_EX", "group__mpu__functions.html#ga332ed5f8969dd4df6b61c6ae32ec36dc", null ],
@@ -25,6 +26,7 @@ var group__mpu__functions =
[ "ARM_MPU_Disable", "group__mpu__functions.html#ga7cbc0a4a066ed90e85c8176228235d57", null ],
[ "ARM_MPU_Enable", "group__mpu__functions.html#ga31406efd492ec9a091a70ffa2d8a42fb", null ],
[ "ARM_MPU_Load", "group__mpu__functions.html#gafa27b26d5847fa8e465584e376b6078a", null ],
+ [ "ARM_MPU_OrderedMemcpy", "group__mpu__functions.html#gac1a949403bf84eecaf407003fb553ae7", null ],
[ "ARM_MPU_SetRegion", "group__mpu__functions.html#ga16931f9ad84d7289e8218e169ae6db5d", null ],
[ "ARM_MPU_SetRegionEx", "group__mpu__functions.html#ga042ba1a6a1a58795231459ac0410b809", null ]
]; \ No newline at end of file
diff --git a/docs/Core/html/group__nvic__trustzone__functions.html b/docs/Core/html/group__nvic__trustzone__functions.html
index 8d56623..5b1fc16 100644
--- a/docs/Core/html/group__nvic__trustzone__functions.html
+++ b/docs/Core/html/group__nvic__trustzone__functions.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -110,7 +110,7 @@ $(document).ready(function(){initNavTree('group__nvic__trustzone__functions.html
<div class="summary">
<a href="#func-members">Functions</a> </div>
<div class="headertitle">
-<div class="title">NVIC Functions<div class="ingroups"><a class="el" href="group__trustzone__functions.html">TrustZone for Armv8-M</a></div></div> </div>
+<div class="title">NVIC Functions<div class="ingroups"><a class="el" href="group__trustzone__functions.html">TrustZone for Armv8-M/v8.1-M</a></div></div> </div>
</div><!--header-->
<div class="contents">
@@ -476,7 +476,7 @@ Functions</h2></td></tr>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__peripheral__gr.html b/docs/Core/html/group__peripheral__gr.html
index 36d8415..ea0720f 100644
--- a/docs/Core/html/group__peripheral__gr.html
+++ b/docs/Core/html/group__peripheral__gr.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -340,7 +340,7 @@ Register Bit Fields</h1>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__sau__trustzone__functions.html b/docs/Core/html/group__sau__trustzone__functions.html
index c1cb706..b27e637 100644
--- a/docs/Core/html/group__sau__trustzone__functions.html
+++ b/docs/Core/html/group__sau__trustzone__functions.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -110,7 +110,7 @@ $(document).ready(function(){initNavTree('group__sau__trustzone__functions.html'
<div class="summary">
<a href="#func-members">Functions</a> </div>
<div class="headertitle">
-<div class="title">SAU Functions<div class="ingroups"><a class="el" href="group__trustzone__functions.html">TrustZone for Armv8-M</a></div></div> </div>
+<div class="title">SAU Functions<div class="ingroups"><a class="el" href="group__trustzone__functions.html">TrustZone for Armv8-M/v8.1-M</a></div></div> </div>
</div><!--header-->
<div class="contents">
@@ -189,7 +189,7 @@ Functions</h2></td></tr>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__system__init__gr.html b/docs/Core/html/group__system__init__gr.html
index 96bf4fe..845ddd5 100644
--- a/docs/Core/html/group__system__init__gr.html
+++ b/docs/Core/html/group__system__init__gr.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -140,7 +140,7 @@ Variables</h2></td></tr>
<li>A global variable that contains the system frequency, <a class="el" href="group__system__init__gr.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>.</li>
</ul>
<p>The file configures the device and, typically, initializes the oscillator (PLL) that is part of the microcontroller device. This file might export other functions or variables that provide a more flexible configuration of the microcontroller system.</p>
-<dl class="section note"><dt>Note</dt><dd>Please pay special attention to the static variable <code>SystemCoreClock</code>. This variable might be used throughout the whole system initialization and runtime to calculate frequency/time related values. Thus one must assure that the variable always reflects the actual system clock speed. Be aware that a value stored to <code>SystemCoreClock</code> during low level initializaton (i.e. <code><a class="el" href="group__system__init__gr.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Function to Initialize the system. ">SystemInit()</a></code>) might get overwritten by C libray startup code. Thus its highly recommended to call <a class="el" href="group__system__init__gr.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> at the beginning of the user <code>main()</code> routine.</dd></dl>
+<dl class="section note"><dt>Note</dt><dd>Please pay special attention to the static variable <code>SystemCoreClock</code>. This variable might be used throughout the whole system initialization and runtime to calculate frequency/time related values. Thus one must assure that the variable always reflects the actual system clock speed. Be aware that a value stored to <code>SystemCoreClock</code> during low level initializaton (i.e. <code><a class="el" href="group__system__init__gr.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Function to Initialize the system. ">SystemInit()</a></code>) might get overwritten by C libray startup code and/or .bss section initialization. Thus its highly recommended to call <a class="el" href="group__system__init__gr.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> at the beginning of the user <code>main()</code> routine.</dd></dl>
<h1><a class="anchor" id="system_init_code_ex_sec"></a>
Code Example</h1>
<p>The code below shows the usage of the variable <a class="el" href="group__system__init__gr.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> and the functions <a class="el" href="group__system__init__gr.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Function to Initialize the system. ">SystemInit()</a> and <a class="el" href="group__system__init__gr.html#gae0c36a9591fe6e9c45ecb21a794f0f0f" title="Function to update the variable SystemCoreClock. ">SystemCoreClockUpdate()</a> with an LPC1700.</p>
@@ -219,7 +219,7 @@ Code Example</h1>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__systick__trustzone__functions.html b/docs/Core/html/group__systick__trustzone__functions.html
index 240eb3f..3e6f18b 100644
--- a/docs/Core/html/group__systick__trustzone__functions.html
+++ b/docs/Core/html/group__systick__trustzone__functions.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -110,7 +110,7 @@ $(document).ready(function(){initNavTree('group__systick__trustzone__functions.h
<div class="summary">
<a href="#func-members">Functions</a> </div>
<div class="headertitle">
-<div class="title">SysTick Functions<div class="ingroups"><a class="el" href="group__trustzone__functions.html">TrustZone for Armv8-M</a></div></div> </div>
+<div class="title">SysTick Functions<div class="ingroups"><a class="el" href="group__trustzone__functions.html">TrustZone for Armv8-M/v8.1-M</a></div></div> </div>
</div><!--header-->
<div class="contents">
@@ -161,7 +161,7 @@ Functions</h2></td></tr>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__trustzone__functions.html b/docs/Core/html/group__trustzone__functions.html
index aadc6ba..50161cd 100644
--- a/docs/Core/html/group__trustzone__functions.html
+++ b/docs/Core/html/group__trustzone__functions.html
@@ -3,8 +3,8 @@
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
-<title>TrustZone for Armv8-M</title>
-<title>CMSIS-Core (Cortex-M): TrustZone for Armv8-M</title>
+<title>TrustZone for Armv8-M/v8.1-M</title>
+<title>CMSIS-Core (Cortex-M): TrustZone for Armv8-M/v8.1-M</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="cmsis.css" rel="stylesheet" type="text/css" />
<script type="text/javascript" src="jquery.js"></script>
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -110,11 +110,11 @@ $(document).ready(function(){initNavTree('group__trustzone__functions.html','');
<div class="summary">
<a href="#groups">Content</a> </div>
<div class="headertitle">
-<div class="title">TrustZone for Armv8-M</div> </div>
+<div class="title">TrustZone for Armv8-M/v8.1-M</div> </div>
</div><!--header-->
<div class="contents">
-<p>Functions that related to optional Armv8-M security extension.
+<p>Functions that related to optional Armv8-M and Armv8.1-M security extension.
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
@@ -149,7 +149,7 @@ Content</h2></td></tr>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__version__control__depricated__gr.html b/docs/Core/html/group__version__control__depricated__gr.html
deleted file mode 100644
index afbeb0c..0000000
--- a/docs/Core/html/group__version__control__depricated__gr.html
+++ /dev/null
@@ -1,204 +0,0 @@
-<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
-<html xmlns="http://www.w3.org/1999/xhtml">
-<head>
-<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
-<meta http-equiv="X-UA-Compatible" content="IE=9"/>
-<title>Version Control per Core (Depricated)</title>
-<title>CMSIS-Core (Cortex-M): Version Control per Core (Depricated)</title>
-<link href="tabs.css" rel="stylesheet" type="text/css"/>
-<link href="cmsis.css" rel="stylesheet" type="text/css" />
-<script type="text/javascript" src="jquery.js"></script>
-<script type="text/javascript" src="dynsections.js"></script>
-<script type="text/javascript" src="printComponentTabs.js"></script>
-<link href="navtree.css" rel="stylesheet" type="text/css"/>
-<script type="text/javascript" src="resize.js"></script>
-<script type="text/javascript" src="navtree.js"></script>
-<script type="text/javascript">
- $(document).ready(initResizable);
- $(window).load(resizeHeight);
-</script>
-<link href="search/search.css" rel="stylesheet" type="text/css"/>
-<script type="text/javascript" src="search/search.js"></script>
-<script type="text/javascript">
- $(document).ready(function() { searchBox.OnSelectItem(0); });
-</script>
-</head>
-<body>
-<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
-<div id="titlearea">
-<table cellspacing="0" cellpadding="0">
- <tbody>
- <tr style="height: 46px;">
- <td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
- <td style="padding-left: 0.5em;">
- <div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
- </div>
- <div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
- </td>
- </tr>
- </tbody>
-</table>
-</div>
-<!-- end header part -->
-<div id="CMSISnav" class="tabs1">
- <ul class="tablist">
- <script type="text/javascript">
- <!--
- writeComponentTabs.call(this);
- //-->
- </script>
- </ul>
-</div>
-<!-- Generated by Doxygen 1.8.6 -->
-<script type="text/javascript">
-var searchBox = new SearchBox("searchBox", "search",false,'Search');
-</script>
- <div id="navrow1" class="tabs">
- <ul class="tablist">
- <li><a href="index.html"><span>Main&#160;Page</span></a></li>
- <li><a href="pages.html"><span>Usage&#160;and&#160;Description</span></a></li>
- <li><a href="modules.html"><span>Reference</span></a></li>
- <li>
- <div id="MSearchBox" class="MSearchBoxInactive">
- <span class="left">
- <img id="MSearchSelect" src="search/mag_sel.png"
- onmouseover="return searchBox.OnSearchSelectShow()"
- onmouseout="return searchBox.OnSearchSelectHide()"
- alt=""/>
- <input type="text" id="MSearchField" value="Search" accesskey="S"
- onfocus="searchBox.OnSearchFieldFocus(true)"
- onblur="searchBox.OnSearchFieldFocus(false)"
- onkeyup="searchBox.OnSearchFieldChange(event)"/>
- </span><span class="right">
- <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
- </span>
- </div>
- </li>
- </ul>
- </div>
-</div><!-- top -->
-<div id="side-nav" class="ui-resizable side-nav-resizable">
- <div id="nav-tree">
- <div id="nav-tree-contents">
- <div id="nav-sync" class="sync"></div>
- </div>
- </div>
- <div id="splitbar" style="-moz-user-select:none;"
- class="ui-resizable-handle">
- </div>
-</div>
-<script type="text/javascript">
-$(document).ready(function(){initNavTree('group__version__control__depricated__gr.html','');});
-</script>
-<div id="doc-content">
-<!-- window showing the filter options -->
-<div id="MSearchSelectWindow"
- onmouseover="return searchBox.OnSearchSelectShow()"
- onmouseout="return searchBox.OnSearchSelectHide()"
- onkeydown="return searchBox.OnSearchSelectKey(event)">
-<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>
-
-<!-- iframe showing the search results (closed by default) -->
-<div id="MSearchResultsWindow">
-<iframe src="javascript:void(0)" frameborder="0"
- name="MSearchResults" id="MSearchResults">
-</iframe>
-</div>
-
-<div class="header">
- <div class="summary">
-<a href="#define-members">Macros</a> </div>
- <div class="headertitle">
-<div class="title">Version Control per Core (Depricated)<div class="ingroups"><a class="el" href="group__version__control__gr.html">Version Control</a></div></div> </div>
-</div><!--header-->
-<div class="contents">
-
-<p>Version #define symbols for CMSIS release specific C/C++ source code.
-<a href="#details">More...</a></p>
-<table class="memberdecls">
-<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
-Macros</h2></td></tr>
-<tr class="memitem:ga2ecc1658e18eb1a0be7959e33b836d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__version__control__depricated__gr.html#ga2ecc1658e18eb1a0be7959e33b836d05">__XXX_CMSIS_VERSION_MAIN</a></td></tr>
-<tr class="memdesc:ga2ecc1658e18eb1a0be7959e33b836d05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Contains the CMSIS major version for core of type XXX, i.e. CM0 or SC300. <a href="#ga2ecc1658e18eb1a0be7959e33b836d05">More...</a><br/></td></tr>
-<tr class="separator:ga2ecc1658e18eb1a0be7959e33b836d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
-<tr class="memitem:ga962096f43e0d194f0b79021964c57fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__version__control__depricated__gr.html#ga962096f43e0d194f0b79021964c57fbd">__XXX_CMSIS_VERSION_SUB</a></td></tr>
-<tr class="memdesc:ga962096f43e0d194f0b79021964c57fbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Contains the CMSIS minor version for core of type XXX, i.e. CM0 or SC300. <a href="#ga962096f43e0d194f0b79021964c57fbd">More...</a><br/></td></tr>
-<tr class="separator:ga962096f43e0d194f0b79021964c57fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
-<tr class="memitem:gabea7df329b150f620ee42f9d82516241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__version__control__depricated__gr.html#gabea7df329b150f620ee42f9d82516241">__XXX_CMSIS_VERSION</a></td></tr>
-<tr class="memdesc:gabea7df329b150f620ee42f9d82516241"><td class="mdescLeft">&#160;</td><td class="mdescRight">Contains the CMSIS version for core of type XXX, i.e. CM0 or SC300. <a href="#gabea7df329b150f620ee42f9d82516241">More...</a><br/></td></tr>
-<tr class="separator:gabea7df329b150f620ee42f9d82516241"><td class="memSeparator" colspan="2">&#160;</td></tr>
-</table>
-<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
-<p>Prior CMSIS release 5.1.0 the version information was core specific.</p>
-<p><b>Code Example:</b> </p>
-<div class="fragment"><div class="line"><span class="preprocessor">#if !defined(__CM_CMSIS_VERSION) &amp;&amp; defined(__CORTEX_M)</span></div>
-<div class="line"><span class="preprocessor"></span><span class="preprocessor">#if ((__CORTEX_M == 0) &amp;&amp; (__CM0_CMSIS_VERSION &gt;= 0x00050000)) || \</span></div>
-<div class="line"><span class="preprocessor"> ((__CORTEX_M == 3) &amp;&amp; (__CM3_CMSIS_VERSION &gt;= 0x00050000)) || \</span></div>
-<div class="line"><span class="preprocessor"> ((__CORTEX_M == 4) &amp;&amp; (__CM4_CMSIS_VERSION &gt;= 0x00050000)) || \</span></div>
-<div class="line"><span class="preprocessor"> ((__CORTEX_M == 7) &amp;&amp; (__CM7_CMSIS_VERSION &gt;= 0x00050000))</span></div>
-<div class="line"><span class="preprocessor"></span><span class="preprocessor">#error Yes, we have CMSIS 5!</span></div>
-<div class="line"><span class="preprocessor"></span><span class="preprocessor">#else</span></div>
-<div class="line"><span class="preprocessor"></span><span class="preprocessor">#error We need CMSIS 5!</span></div>
-<div class="line"><span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
-<div class="line"><span class="preprocessor"></span><span class="preprocessor">#else</span></div>
-<div class="line"><span class="preprocessor"></span><span class="preprocessor">#error We need a Cortex-M controller!</span></div>
-<div class="line"><span class="preprocessor">#endif</span></div>
-</div><!-- fragment --> <h2 class="groupheader">Macro Definition Documentation</h2>
-<a class="anchor" id="gabea7df329b150f620ee42f9d82516241"></a>
-<div class="memitem">
-<div class="memproto">
- <table class="memname">
- <tr>
- <td class="memname">#define __XXX_CMSIS_VERSION</td>
- </tr>
- </table>
-</div><div class="memdoc">
-<p>The CMSIS version is a combination of the <a class="el" href="group__version__control__gr.html#ga85987c5fcc1e012d7ac01369ee6ca2b5">__CM_CMSIS_VERSION_MAIN</a> (bits 31..15) and <a class="el" href="group__version__control__gr.html#ga22083cbe7f0606cfd538ec12b2e41608">__CM_CMSIS_VERSION_SUB</a> (bits 14..0). </p>
-<dl class="deprecated"><dt><b><a class="el" href="deprecated.html#_deprecated000003">Deprecated:</a></b></dt><dd>Only rely on this define for CMSIS 5.0 and before. </dd></dl>
-
-</div>
-</div>
-<a class="anchor" id="ga2ecc1658e18eb1a0be7959e33b836d05"></a>
-<div class="memitem">
-<div class="memproto">
- <table class="memname">
- <tr>
- <td class="memname">#define __XXX_CMSIS_VERSION_MAIN</td>
- </tr>
- </table>
-</div><div class="memdoc">
-<p>The CMSIS major version can be used to differentiate between CMSIS major releases. </p>
-<dl class="deprecated"><dt><b><a class="el" href="deprecated.html#_deprecated000001">Deprecated:</a></b></dt><dd>Only rely on this define for CMSIS 5.0 and before. </dd></dl>
-
-</div>
-</div>
-<a class="anchor" id="ga962096f43e0d194f0b79021964c57fbd"></a>
-<div class="memitem">
-<div class="memproto">
- <table class="memname">
- <tr>
- <td class="memname">#define __XXX_CMSIS_VERSION_SUB</td>
- </tr>
- </table>
-</div><div class="memdoc">
-<p>The CMSIS minor version can be used to query a CMSIS release update level. </p>
-<dl class="deprecated"><dt><b><a class="el" href="deprecated.html#_deprecated000002">Deprecated:</a></b></dt><dd>Only rely on this define for CMSIS 5.0 and before. </dd></dl>
-
-</div>
-</div>
-</div><!-- contents -->
-</div><!-- doc-content -->
-<!-- start footer part -->
-<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
- <ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
- <!--
- <a href="http://www.doxygen.org/index.html">
- <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
- -->
- </li>
- </ul>
-</div>
-</body>
-</html>
diff --git a/docs/Core/html/group__version__control__depricated__gr.js b/docs/Core/html/group__version__control__depricated__gr.js
deleted file mode 100644
index 02d3c83..0000000
--- a/docs/Core/html/group__version__control__depricated__gr.js
+++ /dev/null
@@ -1,6 +0,0 @@
-var group__version__control__depricated__gr =
-[
- [ "__XXX_CMSIS_VERSION", "group__version__control__depricated__gr.html#gabea7df329b150f620ee42f9d82516241", null ],
- [ "__XXX_CMSIS_VERSION_MAIN", "group__version__control__depricated__gr.html#ga2ecc1658e18eb1a0be7959e33b836d05", null ],
- [ "__XXX_CMSIS_VERSION_SUB", "group__version__control__depricated__gr.html#ga962096f43e0d194f0b79021964c57fbd", null ]
-]; \ No newline at end of file
diff --git a/docs/Core/html/group__version__control__gr.html b/docs/Core/html/group__version__control__gr.html
index 3ac128f..6044b9a 100644
--- a/docs/Core/html/group__version__control__gr.html
+++ b/docs/Core/html/group__version__control__gr.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -108,7 +108,6 @@ $(document).ready(function(){initNavTree('group__version__control__gr.html','');
<div class="header">
<div class="summary">
-<a href="#groups">Content</a> &#124;
<a href="#define-members">Macros</a> </div>
<div class="headertitle">
<div class="title">Version Control</div> </div>
@@ -118,12 +117,6 @@ $(document).ready(function(){initNavTree('group__version__control__gr.html','');
<p>Version #define symbols for CMSIS release specific C/C++ source code.
<a href="#details">More...</a></p>
<table class="memberdecls">
-<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
-Content</h2></td></tr>
-<tr class="memitem:group__version__control__depricated__gr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__version__control__depricated__gr.html">Version Control per Core (Depricated)</a></td></tr>
-<tr class="memdesc:group__version__control__depricated__gr"><td class="mdescLeft">&#160;</td><td class="mdescRight">Version #define symbols for CMSIS release specific C/C++ source code. <br/></td></tr>
-<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
-</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga85987c5fcc1e012d7ac01369ee6ca2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__version__control__gr.html#ga85987c5fcc1e012d7ac01369ee6ca2b5">__CM_CMSIS_VERSION_MAIN</a></td></tr>
@@ -151,7 +144,14 @@ Macros</h2></td></tr>
<div class="line"><span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><span class="preprocessor"></span><span class="preprocessor">#error We need CMSIS 5.1 or later!</span></div>
<div class="line"><span class="preprocessor">#endif</span></div>
-</div><!-- fragment --> <h2 class="groupheader">Macro Definition Documentation</h2>
+</div><!-- fragment --><p><b>Deprecated</b></p>
+<p>The following macros are deprecated:</p>
+<ul>
+<li><b>__XXX_CMSIS_VERSION_MAIN</b> which is replaced by <a class="el" href="group__version__control__gr.html#ga85987c5fcc1e012d7ac01369ee6ca2b5">__CM_CMSIS_VERSION_MAIN</a>.</li>
+<li><b>__XXX_CMSIS_VERSION_SUB</b> which is replaced by <a class="el" href="group__version__control__gr.html#ga22083cbe7f0606cfd538ec12b2e41608">__CM_CMSIS_VERSION_SUB</a>.</li>
+<li><b>__XXX_CMSIS_VERSION</b> which is replaced by <a class="el" href="group__version__control__gr.html#ga39f3d64ff95fb58feccc7639e537ff89">__CM_CMSIS_VERSION</a>. </li>
+</ul>
+<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga39f3d64ff95fb58feccc7639e537ff89"></a>
<div class="memitem">
<div class="memproto">
@@ -203,11 +203,13 @@ Macros</h2></td></tr>
<p>This define can be used to differentiate between the various available Cortex-M controllers. Possible values are:</p>
<ul>
<li>0 for a Cortex-M0 or Cortex-M0+</li>
+<li>1 for a Cortex-M1</li>
<li>3 for a Cortex-M3</li>
<li>4 for a Cortex-M4</li>
<li>7 for a Cortex-M7</li>
<li>23 for a Cortex-M23</li>
<li>33 for a Cortex-M33</li>
+<li>35 for a Cortex-M35P</li>
</ul>
<p>This define is only available for Cortex-M class controllers. <b>Code Example:</b> </p>
<div class="fragment"><div class="line"><span class="preprocessor">#if defined(__CORTEX_M) &amp;&amp; (__CORTEX_M == 4)</span></div>
@@ -246,7 +248,7 @@ Macros</h2></td></tr>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/group__version__control__gr.js b/docs/Core/html/group__version__control__gr.js
index 32b6209..10595bf 100644
--- a/docs/Core/html/group__version__control__gr.js
+++ b/docs/Core/html/group__version__control__gr.js
@@ -1,6 +1,5 @@
var group__version__control__gr =
[
- [ "Version Control per Core (Depricated)", "group__version__control__depricated__gr.html", "group__version__control__depricated__gr" ],
[ "__CM_CMSIS_VERSION", "group__version__control__gr.html#ga39f3d64ff95fb58feccc7639e537ff89", null ],
[ "__CM_CMSIS_VERSION_MAIN", "group__version__control__gr.html#ga85987c5fcc1e012d7ac01369ee6ca2b5", null ],
[ "__CM_CMSIS_VERSION_SUB", "group__version__control__gr.html#ga22083cbe7f0606cfd538ec12b2e41608", null ],
diff --git a/docs/Core/html/index.doxyidx b/docs/Core/html/index.doxyidx
new file mode 100644
index 0000000..938debe
--- /dev/null
+++ b/docs/Core/html/index.doxyidx
@@ -0,0 +1,518 @@
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * @file index.doxyidx
+ * @brief Index file for MDK-ARM Help System
+ * @version 1.0
+ * @date 10. July 2019
+ * @note Generated by DoxyIndex V1.2.3 on Wednesday, 10.07.2019 15:22:28
+ * from Path 'C:\tools\PACK\ARM\CMSIS\5.6.0\\CMSIS\Documentation\Core\html',
+ */
+
+'ABCDEFHILMNOPQRSTUVWZ_bcnuwx'
+__ALIGNED, group__compiler__conntrol__gr.html#ga0c58caa5a273e2c21924509a45f8b849, Ref_CompilerControl.txt
+__ARM_ARCH_6M__, group__compiler__conntrol__gr.html#ga8be4ebde5d4dd91b161d206545ce59aa, Ref_CompilerControl.txt
+__ARM_ARCH_7EM__, group__compiler__conntrol__gr.html#ga43ab3e79ec5ecb615f1f2f6e83e7d48a, Ref_CompilerControl.txt
+__ARM_ARCH_7M__, group__compiler__conntrol__gr.html#ga43e1af8bedda108dfc4f8584e6b278a2, Ref_CompilerControl.txt
+__ARM_ARCH_8M_BASE__, group__compiler__conntrol__gr.html#gab3f1284f4cdc6c5e5c9c9d4b8ec29b2a, Ref_CompilerControl.txt
+__ARM_ARCH_8M_MAIN__, group__compiler__conntrol__gr.html#gad424c7143edd08c982dddad0ff65f4cd, Ref_CompilerControl.txt
+__ASM, group__compiler__conntrol__gr.html#ga1378040bcf22428955c6e3ce9c2053cd, Ref_CompilerControl.txt
+__BKPT, group__intrinsic__CPU__gr.html#ga92f5621626711931da71eaa8bf301af7, Ref_cmInstr.txt
+__CLREX, group__intrinsic__CPU__gr.html#ga354c5ac8870cc3dfb823367af9c4b412, Ref_cmInstr.txt
+__CLZ, group__intrinsic__CPU__gr.html#ga90884c591ac5d73d6069334eba9d6c02, Ref_cmInstr.txt
+__CM_CMSIS_VERSION, group__version__control__gr.html#ga39f3d64ff95fb58feccc7639e537ff89, Ref_VersionControl.txt
+__CM_CMSIS_VERSION_MAIN, group__version__control__gr.html#ga85987c5fcc1e012d7ac01369ee6ca2b5, Ref_VersionControl.txt
+__CM_CMSIS_VERSION_SUB, group__version__control__gr.html#ga22083cbe7f0606cfd538ec12b2e41608, Ref_VersionControl.txt
+__COMPILER_BARRIER, group__compiler__conntrol__gr.html#ga6f053389e2958b5a239a54d4e4047bf5, Ref_CompilerControl.txt
+__CORTEX_M, group__version__control__gr.html#ga63ea62503c88acab19fcf3d5743009e3, Ref_VersionControl.txt
+__CORTEX_SC, group__version__control__gr.html#gaeaaf66c86e5ae02a0e1fe542cb7f4d8c, Ref_VersionControl.txt
+__disable_fault_irq, group__Core__Register__gr.html#ga9d174f979b2f76fdb3228a9b338fd939, Ref_CoreReg.txt
+__disable_irq, group__Core__Register__gr.html#gaeb8e5f7564a8ea23678fe3c987b04013, Ref_CoreReg.txt
+__DMB, group__intrinsic__CPU__gr.html#gab1c9b393641dc2d397b3408fdbe72b96, Ref_cmInstr.txt
+__DSB, group__intrinsic__CPU__gr.html#gacb2a8ca6eae1ba4b31161578b720c199, Ref_cmInstr.txt
+__enable_fault_irq, group__Core__Register__gr.html#ga6575d37863cec5d334864f93b5b783bf, Ref_CoreReg.txt
+__enable_irq, group__Core__Register__gr.html#ga0f98dfbd252b89d12564472dbeba9c27, Ref_CoreReg.txt
+__get_APSR, group__Core__Register__gr.html#ga811c0012221ee918a75111ca84c4d5e7, Ref_CoreReg.txt
+__get_BASEPRI, group__Core__Register__gr.html#ga32da759f46e52c95bcfbde5012260667, Ref_CoreReg.txt
+__get_CONTROL, group__Core__Register__gr.html#ga963cf236b73219ce78e965deb01b81a7, Ref_CoreReg.txt
+__get_FAULTMASK, group__Core__Register__gr.html#gaa78e4e6bf619a65e9f01b4af13fed3a8, Ref_CoreReg.txt
+__get_FPSCR, group__Core__Register__gr.html#gad6d7eca9ddd1d9072dd7b020cfe64905, Ref_CoreReg.txt
+__get_IPSR, group__Core__Register__gr.html#ga2c32fc5c7f8f07fb3d436c6f6fe4e8c8, Ref_CoreReg.txt
+__get_MSP, group__Core__Register__gr.html#gab898559392ba027814e5bbb5a98b38d2, Ref_CoreReg.txt
+__get_MSPLIM, group__Core__Register__gr.html#gaf39856ca50fc88cf459031b44eb2521c, Ref_CoreReg.txt
+__get_PRIMASK, group__Core__Register__gr.html#ga799b5d9a2ae75e459264c8512c7c0e02, Ref_CoreReg.txt
+__get_PSP, group__Core__Register__gr.html#ga914dfa8eff7ca53380dd54cf1d8bebd9, Ref_CoreReg.txt
+__get_PSPLIM, group__Core__Register__gr.html#ga8b226929264e903c7019e326b42bef47, Ref_CoreReg.txt
+__get_xPSR, group__Core__Register__gr.html#ga732e08184154f44a617963cc65ff95bd, Ref_CoreReg.txt
+__INITIAL_SP, group__compiler__conntrol__gr.html#ga1002e751427b1189f92787d4e4eef965, Ref_CompilerControl.txt
+__INLINE, group__compiler__conntrol__gr.html#gade2d8d7118f8ff49547f60aa0c3382bb, Ref_CompilerControl.txt
+__ISB, group__intrinsic__CPU__gr.html#ga93c09b4709394d81977300d5f84950e5, Ref_cmInstr.txt
+__LDA, group__intrinsic__CPU__gr.html#ga22a24f416b65c2f5a82d9f1162d9394d, Ref_cmInstr.txt
+__LDAB, group__intrinsic__CPU__gr.html#ga263b9b2d9c06d731022873acddb6aa3f, Ref_cmInstr.txt
+__LDAEX, group__intrinsic__CPU__gr.html#ga3c74d923529f664eda099d1b2668b3c1, Ref_cmInstr.txt
+__LDAEXB, group__intrinsic__CPU__gr.html#ga513beada40cdd7123281f22482603bcc, Ref_cmInstr.txt
+__LDAEXH, group__intrinsic__CPU__gr.html#ga426b61640fc68f21b21ae4dc2726f3b4, Ref_cmInstr.txt
+__LDAH, group__intrinsic__CPU__gr.html#ga5810ac0b87a37e321c2f909cd3860499, Ref_cmInstr.txt
+__LDRBT, group__intrinsic__CPU__gr.html#ga9464d75db32846aa8295c3c3adfacb41, Ref_cmInstr.txt
+__LDREXB, group__intrinsic__CPU__gr.html#ga9e3ac13d8dcf4331176b624cf6234a7e, Ref_cmInstr.txt
+__LDREXH, group__intrinsic__CPU__gr.html#ga9feffc093d6f68b120d592a7a0d45a15, Ref_cmInstr.txt
+__LDREXW, group__intrinsic__CPU__gr.html#gabd78840a0f2464905b7cec791ebc6a4c, Ref_cmInstr.txt
+__LDRHT, group__intrinsic__CPU__gr.html#gaa762b8bc5634ce38cb14d62a6b2aee32, Ref_cmInstr.txt
+__LDRT, group__intrinsic__CPU__gr.html#ga616504f5da979ba8a073d428d6e8d5c7, Ref_cmInstr.txt
+__NO_RETURN, group__compiler__conntrol__gr.html#ga153a4a31b276a9758959580538720a51, Ref_CompilerControl.txt
+__NOP, group__intrinsic__CPU__gr.html#gac71fad9f0a91980fecafcb450ee0a63e, Ref_cmInstr.txt
+__PACKED, group__compiler__conntrol__gr.html#gabe8996d3d985ee1529475443cc635bf1, Ref_CompilerControl.txt
+__PACKED_STRUCT, group__compiler__conntrol__gr.html#ga4dbb70fab85207c27b581ecb6532b314, Ref_CompilerControl.txt
+__PKHBT, group__intrinsic__SIMD__gr.html#gaefb8ebf3a54e197464da1ff69a44f4b5, Ref_cm4_simd.txt
+__PKHTB, group__intrinsic__SIMD__gr.html#gafd8fe4a6d87e947caa81a69ec36c1666, Ref_cm4_simd.txt
+__PROGRAM_START, group__compiler__conntrol__gr.html#ga72db8b026c5e100254080fefabd9fd88, Ref_CompilerControl.txt
+__QADD, group__intrinsic__SIMD__gr.html#ga17b873f246c9f5e9355760ffef3dad4a, Ref_cm4_simd.txt
+__QADD16, group__intrinsic__SIMD__gr.html#gae83a53ec04b496304bed6d9fe8f7461b, Ref_cm4_simd.txt
+__QADD8, group__intrinsic__SIMD__gr.html#gaf2f5a9132dcfc6d01d34cd971c425713, Ref_cm4_simd.txt
+__QASX, group__intrinsic__SIMD__gr.html#ga87618799672e1511e33964bc71467eb3, Ref_cm4_simd.txt
+__QSAX, group__intrinsic__SIMD__gr.html#gab41eb2b17512ab01d476fc9d5bd19520, Ref_cm4_simd.txt
+__QSUB, group__intrinsic__SIMD__gr.html#ga3ba259f8f05a36f7b88b469a71ffc096, Ref_cm4_simd.txt
+__QSUB16, group__intrinsic__SIMD__gr.html#gad089605c16df9823a2c8aaa37777aae5, Ref_cm4_simd.txt
+__QSUB8, group__intrinsic__SIMD__gr.html#ga753493a65493880c28baa82c151a0d61, Ref_cm4_simd.txt
+__RBIT, group__intrinsic__CPU__gr.html#gad6f9f297f6b91a995ee199fbc796b863, Ref_cmInstr.txt
+__RESTRICT, group__compiler__conntrol__gr.html#ga378ac21329d33f561f90265eef89f564, Ref_CompilerControl.txt
+__REV, group__intrinsic__CPU__gr.html#ga4717abc17af5ba29b1e4c055e0a0d9b8, Ref_cmInstr.txt
+__REV16, group__intrinsic__CPU__gr.html#gaeef6f853b6df3a365c838ee5b49a7a26, Ref_cmInstr.txt
+__REVSH, group__intrinsic__CPU__gr.html#ga211618c03a0bf3264a7b22ad626d4f0a, Ref_cmInstr.txt
+__ROR, group__intrinsic__CPU__gr.html#gaf66beb577bb9d90424c3d1d7f684c024, Ref_cmInstr.txt
+__RRX, group__intrinsic__CPU__gr.html#gac09134f1bf9c49db07282001afcc9380, Ref_cmInstr.txt
+__SADD16, group__intrinsic__SIMD__gr.html#gad0bf46373a1c05aabf64517e84be5984, Ref_cm4_simd.txt
+__SADD8, group__intrinsic__SIMD__gr.html#gac20aa0f741d0a1494d58c531e38d5785, Ref_cm4_simd.txt
+__SASX, group__intrinsic__SIMD__gr.html#ga5845084fd99c872e98cf5553d554de2a, Ref_cm4_simd.txt
+__SEL, group__intrinsic__SIMD__gr.html#gaf5448e591fe49161b6759b48aecb08fe, Ref_cm4_simd.txt
+__set_BASEPRI, group__Core__Register__gr.html#ga360c73eb7ffb16088556f9278953b882, Ref_CoreReg.txt
+__set_BASEPRI_MAX, group__Core__Register__gr.html#ga62fa63d39cf22df348857d5f44ab64d9, Ref_CoreReg.txt
+__set_CONTROL, group__Core__Register__gr.html#gac64d37e7ff9de06437f9fb94bbab8b6c, Ref_CoreReg.txt
+__set_FAULTMASK, group__Core__Register__gr.html#gaa5587cc09031053a40a35c14ec36078a, Ref_CoreReg.txt
+__set_FPSCR, group__Core__Register__gr.html#ga6f26bd75ca7e3247f27b272acc10536b, Ref_CoreReg.txt
+__set_MSP, group__Core__Register__gr.html#ga0bf9564ebc1613a8faba014275dac2a4, Ref_CoreReg.txt
+__set_MSPLIM, group__Core__Register__gr.html#ga6809a07c5cb7410e361f3fba57f72172, Ref_CoreReg.txt
+__set_PRIMASK, group__Core__Register__gr.html#ga70b4e1a6c1c86eb913fb9d6e8400156f, Ref_CoreReg.txt
+__set_PSP, group__Core__Register__gr.html#ga48e5853f417e17a8a65080f6a605b743, Ref_CoreReg.txt
+__set_PSPLIM, group__Core__Register__gr.html#ga4348d14fc5eefbfd34ab8c51be44a81b, Ref_CoreReg.txt
+__SEV, group__intrinsic__CPU__gr.html#ga3c34da7eb16496ae2668a5b95fa441e7, Ref_cmInstr.txt
+__SHADD16, group__intrinsic__SIMD__gr.html#ga15d8899a173effb8ad8c7268da32b60e, Ref_cm4_simd.txt
+__SHADD8, group__intrinsic__SIMD__gr.html#ga524575b442ea01aec10c762bf4d85fea, Ref_cm4_simd.txt
+__SHASX, group__intrinsic__SIMD__gr.html#gae0a649035f67627464fd80e7218c89d5, Ref_cm4_simd.txt
+__SHSAX, group__intrinsic__SIMD__gr.html#gafadbd89c36b5addcf1ca10dd392db3e9, Ref_cm4_simd.txt
+__SHSUB16, group__intrinsic__SIMD__gr.html#ga31328467f0f91b8ff9ae9a01682ad3bf, Ref_cm4_simd.txt
+__SHSUB8, group__intrinsic__SIMD__gr.html#gac3ec7215b354d925a239f3b31df2b77b, Ref_cm4_simd.txt
+__SMLAD, group__intrinsic__SIMD__gr.html#gae0c86f3298532183f3a29f5bb454d354, Ref_cm4_simd.txt
+__SMLADX, group__intrinsic__SIMD__gr.html#ga9c286d330f4fb29b256335add91eec9f, Ref_cm4_simd.txt
+__SMLALD, group__intrinsic__SIMD__gr.html#gad80e9b20c1736fd798f897362273a146, Ref_cm4_simd.txt
+__SMLALDX, group__intrinsic__SIMD__gr.html#gad1adad1b3f2667328cc0db6c6b4f41cf, Ref_cm4_simd.txt
+__SMLSD, group__intrinsic__SIMD__gr.html#gaf4350af7f2030c36f43b2c104a9d16cd, Ref_cm4_simd.txt
+__SMLSDX, group__intrinsic__SIMD__gr.html#ga5290ce5564770ad124910d2583dc0a9e, Ref_cm4_simd.txt
+__SMLSLD, group__intrinsic__SIMD__gr.html#ga5611f7314e0c8f53da377918dfbf42ee, Ref_cm4_simd.txt
+__SMLSLDX, group__intrinsic__SIMD__gr.html#ga83e69ef81057d3cbd06863d729385187, Ref_cm4_simd.txt
+__SMMLA, group__intrinsic__SIMD__gr.html#gaea60757232f740ec6b09980eebb614ff, Ref_cm4_simd.txt
+__SMUAD, group__intrinsic__SIMD__gr.html#gae326e368a1624d2dfb4b97c626939257, Ref_cm4_simd.txt
+__SMUADX, group__intrinsic__SIMD__gr.html#gaee6390f86965cb662500f690b0012092, Ref_cm4_simd.txt
+__SMUSD, group__intrinsic__SIMD__gr.html#ga039142a5368840683cf329cb55b73f84, Ref_cm4_simd.txt
+__SMUSDX, group__intrinsic__SIMD__gr.html#gabb5bcba694bf17b141c32e6a8474f60e, Ref_cm4_simd.txt
+__SSAT, group__intrinsic__CPU__gr.html#ga8cfeb5ffe0e49ec6b29dafdde92e5118, Ref_cmInstr.txt
+__SSAT16, group__intrinsic__SIMD__gr.html#ga95e666b82216066bf6064d1244e6883c, Ref_cm4_simd.txt
+__SSAX, group__intrinsic__SIMD__gr.html#ga9d3bc5c539f9bd50f7d59ffa37ac6a65, Ref_cm4_simd.txt
+__SSUB16, group__intrinsic__SIMD__gr.html#ga4262f73be75efbac6b46ab7c71aa6cbc, Ref_cm4_simd.txt
+__SSUB8, group__intrinsic__SIMD__gr.html#gaba63bb52e1e93fb527e26f3d474da12e, Ref_cm4_simd.txt
+__STACK_LIMIT, group__compiler__conntrol__gr.html#ga84b0bad4aa39632d3faea46aa1e102a8, Ref_CompilerControl.txt
+__STATIC_FORCEINLINE, group__compiler__conntrol__gr.html#gab904513442afdf77d4f8c74f23cbb040, Ref_CompilerControl.txt
+__STATIC_INLINE, group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c, Ref_CompilerControl.txt
+__STL, group__intrinsic__CPU__gr.html#ga5429d7083fb8d30c43cecd3a861e1672, Ref_cmInstr.txt
+__STLB, group__intrinsic__CPU__gr.html#gace025d3a1f85d2ab9bae7288838d6bc8, Ref_cmInstr.txt
+__STLEX, group__intrinsic__CPU__gr.html#gae7f955b91595cfd82a03e4b437c59afe, Ref_cmInstr.txt
+__STLEXB, group__intrinsic__CPU__gr.html#ga590724a32a229978536fbbbd6cc82536, Ref_cmInstr.txt
+__STLEXH, group__intrinsic__CPU__gr.html#ga047c3bebca3d0ae348ab8370a046301d, Ref_cmInstr.txt
+__STLH, group__intrinsic__CPU__gr.html#ga25691650de536f9b248b15f6dc4a3e70, Ref_cmInstr.txt
+__STRBT, group__intrinsic__CPU__gr.html#gad41aa59c92c0a165b7f98428d3320cd5, Ref_cmInstr.txt
+__STREXB, group__intrinsic__CPU__gr.html#gaab6482d1f59f59e2b6b7efc1af391c99, Ref_cmInstr.txt
+__STREXH, group__intrinsic__CPU__gr.html#ga0a354bdf71caa52f081a4a54e84c8d2a, Ref_cmInstr.txt
+__STREXW, group__intrinsic__CPU__gr.html#ga335deaaa7991490e1450cb7d1e4c5197, Ref_cmInstr.txt
+__STRHT, group__intrinsic__CPU__gr.html#ga2b5d93b8e461755b1072a03df3f1722e, Ref_cmInstr.txt
+__STRT, group__intrinsic__CPU__gr.html#ga625bc4ac0b1d50de9bcd13d9f050030e, Ref_cmInstr.txt
+__SXTAB16, group__intrinsic__SIMD__gr.html#gac540b4fc41d30778ba102d2a65db5589, Ref_cm4_simd.txt
+__SXTB16, group__intrinsic__SIMD__gr.html#ga38dce3dd13ba212e80ec3cff4abeb11a, Ref_cm4_simd.txt
+__TZ_get_BASEPRI_NS, group__coreregister__trustzone__functions.html#ga624509c924d2583f0d4dca6ab270f051, Ref_Trustzone.txt
+__TZ_get_CONTROL_NS, group__coreregister__trustzone__functions.html#ga27bf1f88e794c30808ee73a29d46e358, Ref_Trustzone.txt
+__TZ_get_FAULTMASK_NS, group__coreregister__trustzone__functions.html#ga578b41087f207e1a475daae6cc8a28dc, Ref_Trustzone.txt
+__TZ_get_MSP_NS, group__coreregister__trustzone__functions.html#gab3aa15eb4f352e230b9f7a3e8856a9e9, Ref_Trustzone.txt
+__TZ_get_MSPLIM_NS, group__coreregister__trustzone__functions.html#gada00853d3e49fa8d21f375c53d28fa51, Ref_Trustzone.txt
+__TZ_get_PRIMASK_NS, group__coreregister__trustzone__functions.html#ga7cc3271c79e619f8838e8767df3cb509, Ref_Trustzone.txt
+__TZ_get_PSP_NS, group__coreregister__trustzone__functions.html#ga40ff8336c6d09af6da1081d4e4adc126, Ref_Trustzone.txt
+__TZ_get_PSPLIM_NS, group__coreregister__trustzone__functions.html#ga5da646ec291b6a183f38497ce92be51c, Ref_Trustzone.txt
+__TZ_get_SP_NS, group__coreregister__trustzone__functions.html#gaaaf2aaf904b25ed17fd3e5e63f8e029b, Ref_Trustzone.txt
+__TZ_set_BASEPRI_NS, group__coreregister__trustzone__functions.html#ga92c187f0b4d53627b59e0fd0bda0b0df, Ref_Trustzone.txt
+__TZ_set_CONTROL_NS, group__coreregister__trustzone__functions.html#ga3eb150204e6d389d5b49065179b9cde5, Ref_Trustzone.txt
+__TZ_set_FAULTMASK_NS, group__coreregister__trustzone__functions.html#ga4f0912db7bc65439d23817c1d372a7a4, Ref_Trustzone.txt
+__TZ_set_MSP_NS, group__coreregister__trustzone__functions.html#ga41c3ac2d9af23c40647c053ad7d564e7, Ref_Trustzone.txt
+__TZ_set_MSPLIM_NS, group__coreregister__trustzone__functions.html#gad2013f4d4311d6db253594a12d192617, Ref_Trustzone.txt
+__TZ_set_PRIMASK_NS, group__coreregister__trustzone__functions.html#ga6686c2ab5756b5049fad1644e89b3340, Ref_Trustzone.txt
+__TZ_set_PSP_NS, group__coreregister__trustzone__functions.html#gaea8db21c00cfa4144ee74dc65dbd7580, Ref_Trustzone.txt
+__TZ_set_PSPLIM_NS, group__coreregister__trustzone__functions.html#ga81e0995ee0fd2a9dcd9e9681bc22c76f, Ref_Trustzone.txt
+__TZ_set_SP_NS, group__coreregister__trustzone__functions.html#gab7263167cb006aeeb04b68e579dae015, Ref_Trustzone.txt
+__UADD16, group__intrinsic__SIMD__gr.html#gaa1160f0cf76d6aa292fbad54a1aa6b74, Ref_cm4_simd.txt
+__UADD8, group__intrinsic__SIMD__gr.html#gab3d7fd00d113b20fb3741a17394da762, Ref_cm4_simd.txt
+__UASX, group__intrinsic__SIMD__gr.html#ga980353d2c72ebb879282e49f592fddc0, Ref_cm4_simd.txt
+__UHADD16, group__intrinsic__SIMD__gr.html#gabd0b0e2da2e6364e176d051687702b86, Ref_cm4_simd.txt
+__UHADD8, group__intrinsic__SIMD__gr.html#ga3a14e5485e59bf0f23595b7c2a94eb0b, Ref_cm4_simd.txt
+__UHASX, group__intrinsic__SIMD__gr.html#ga028f0732b961fb6e5209326fb3855261, Ref_cm4_simd.txt
+__UHSAX, group__intrinsic__SIMD__gr.html#ga09e129e6613329aab87c89f1108b7ed7, Ref_cm4_simd.txt
+__UHSUB16, group__intrinsic__SIMD__gr.html#ga1f7545b8dc33bb97982731cb9d427a69, Ref_cm4_simd.txt
+__UHSUB8, group__intrinsic__SIMD__gr.html#ga48a55df1c3e73923b73819d7c19b392d, Ref_cm4_simd.txt
+__UNALIGNED_UINT16_READ, group__compiler__conntrol__gr.html#gabe8693a7200e573101551d49a1772fb9, Ref_CompilerControl.txt
+__UNALIGNED_UINT16_WRITE, group__compiler__conntrol__gr.html#gadb9cd73446f7e11e92383cd327a23407, Ref_CompilerControl.txt
+__UNALIGNED_UINT32, group__compiler__conntrol__gr.html#ga27fd2ec6767ca1ab66d36b5cc0103268, Ref_CompilerControl.txt
+__UNALIGNED_UINT32_READ, group__compiler__conntrol__gr.html#ga254322c344d954c9f829719a50a88e87, Ref_CompilerControl.txt
+__UNALIGNED_UINT32_WRITE, group__compiler__conntrol__gr.html#gabb2180285c417aa9120a360c51f64b4b, Ref_CompilerControl.txt
+__UQADD16, group__intrinsic__SIMD__gr.html#ga9e2cc5117e79578a08b25f1e89022966, Ref_cm4_simd.txt
+__UQADD8, group__intrinsic__SIMD__gr.html#gafa9af218db3934a692fb06fa728d8031, Ref_cm4_simd.txt
+__UQASX, group__intrinsic__SIMD__gr.html#ga5eff3ae5eabcd73f3049996ca391becb, Ref_cm4_simd.txt
+__UQSAX, group__intrinsic__SIMD__gr.html#gadecfdfabc328d8939d49d996f2fd4482, Ref_cm4_simd.txt
+__UQSUB16, group__intrinsic__SIMD__gr.html#ga5ec4e2e231d15e5c692233feb3806187, Ref_cm4_simd.txt
+__UQSUB8, group__intrinsic__SIMD__gr.html#ga9736fe816aec74fe886e7fb949734eab, Ref_cm4_simd.txt
+__USAD8, group__intrinsic__SIMD__gr.html#gac8855c07044239ea775c8128013204f0, Ref_cm4_simd.txt
+__USADA8, group__intrinsic__SIMD__gr.html#gad032bd21f013c5d29f5fcb6b0f02bc3f, Ref_cm4_simd.txt
+__USAT, group__intrinsic__CPU__gr.html#ga76bbe4374a5912362866cdc1ded4064a, Ref_cmInstr.txt
+__USAT16, group__intrinsic__SIMD__gr.html#ga967f516afff5900cf30f1a81907cdd89, Ref_cm4_simd.txt
+__USAX, group__intrinsic__SIMD__gr.html#ga578a082747436772c482c96d7a58e45e, Ref_cm4_simd.txt
+__USED, group__compiler__conntrol__gr.html#ga3e40e4c553fc11588f7a4c2a19e789e0, Ref_CompilerControl.txt
+__USUB16, group__intrinsic__SIMD__gr.html#ga9f2b77e11fc4a77b26c36c423ed45b4e, Ref_cm4_simd.txt
+__USUB8, group__intrinsic__SIMD__gr.html#gacb7257dc3b8e9acbd0ef0e31ff87d4b8, Ref_cm4_simd.txt
+__UXTAB16, group__intrinsic__SIMD__gr.html#gad25ce96db0f17096bbd815f4817faf09, Ref_cm4_simd.txt
+__UXTB16, group__intrinsic__SIMD__gr.html#gab41d713653b16f8d9fef44d14e397228, Ref_cm4_simd.txt
+__VECTOR_TABLE, group__compiler__conntrol__gr.html#gab94ebeb20055f1848d7b707d3c7cfc5d, Ref_CompilerControl.txt
+__VECTOR_TABLE_ATTRIBUTE, group__compiler__conntrol__gr.html#ga4f65c96effa79fbd610fea43ee7d745b, Ref_CompilerControl.txt
+__WEAK, group__compiler__conntrol__gr.html#gac607bf387b29162be6a9b77fc7999539, Ref_CompilerControl.txt
+__WFE, group__intrinsic__CPU__gr.html#gad3efec76c3bfa2b8528ded530386c563, Ref_cmInstr.txt
+__WFI, group__intrinsic__CPU__gr.html#gaed91dfbf3d7d7b7fba8d912fcbeaad88, Ref_cmInstr.txt
+_FLD2VAL, group__peripheral__gr.html#ga139b6e261c981f014f386927ca4a8444, Ref_Peripheral.txt
+_reserved0, unionCONTROL__Type.html#af8c314273a1e4970a5671bd7f8184f50, CONTROL_Type::_reserved0()
+_VAL2FLD, group__peripheral__gr.html#ga286e3b913dbd236c7f48ea70c8821f4e, Ref_Peripheral.txt
+ACPR, structTPI__Type.html#a9e5e4421ef9c3d5b7ff8b24abd4e99b3, TPI_Type
+ACTLR, structSCnSCB__Type.html#a13af9b718dde7481f1c0344f00593c23, SCnSCB_Type
+ADR, structSCB__Type.html#af084e1b2dad004a88668efea1dfe7fa1, SCB_Type
+AFSR, structSCB__Type.html#ab65372404ce64b0f0b35e2709429404e, SCB_Type
+AIRCR, structSCB__Type.html#ad3e5b8934c647eb1b7383c1894f01380, SCB_Type
+APSR_Type, unionAPSR__Type.html,
+ARM_MPU_ACCESS_xxx, group__mpu__defines.html#ga71d41084e984be70a23cb640fd89d1e2, Ref_MPU.txt
+ARM_MPU_AP_, group__mpu8__functions.html#ga81b2aa3fb55cdd5feadff02da10d391b, Ref_MPU8.txt
+ARM_MPU_AP_xxx, group__mpu__defines.html#gabc4788126d7798469cb862a08d3050cc, Ref_MPU.txt
+ARM_MPU_ATTR, group__mpu8__functions.html#ga2c465cc9429b8233bcb9cd7cbef0e54c, Ref_MPU8.txt
+ARM_MPU_ATTR_DEVICE, group__mpu8__functions.html#gab4bfac6284dc050dc6fa6aeb8e954c2c, Ref_MPU8.txt
+ARM_MPU_ATTR_DEVICE_GRE, group__mpu8__functions.html#ga496bcd6a2bbd038d8935049fec9d0fda, Ref_MPU8.txt
+ARM_MPU_ATTR_DEVICE_nGnRE, group__mpu8__functions.html#ga6e08ae44fab85e03fea96ae6a5fcdfb0, Ref_MPU8.txt
+ARM_MPU_ATTR_DEVICE_nGnRnE, group__mpu8__functions.html#gabfa9ae279357044cf5b74e77af22a686, Ref_MPU8.txt
+ARM_MPU_ATTR_DEVICE_nGRE, group__mpu8__functions.html#gadcc9977aabb4dc7177d30cbbac1b53d1, Ref_MPU8.txt
+ARM_MPU_ATTR_MEMORY_, group__mpu8__functions.html#gac2f1c567950e3785d75773362b525390, Ref_MPU8.txt
+ARM_MPU_ATTR_NON_CACHEABLE, group__mpu8__functions.html#ga03266f9660485693eb1baec6ba255ab2, Ref_MPU8.txt
+ARM_MPU_CACHEP_xxx, group__mpu__defines.html#gab23596306119e7831847bd9683de3934, Ref_MPU.txt
+ARM_MPU_ClrRegion, group__mpu8__functions.html#ga9dcb0afddf4ac351f33f3c7a5169c62c, ARM_MPU_ClrRegion(uint32_t rnr):&#160;Ref_MPU8.txt
+ARM_MPU_ClrRegion_NS, group__mpu8__functions.html#gac526bc5bfcf048ce57a44c0c0cdadbe4, Ref_MPU8.txt
+ARM_MPU_ClrRegionEx, group__mpu8__functions.html#ga01fa1151c9ec0ba5de76f908c0999316, Ref_MPU8.txt
+ARM_MPU_Disable, group__mpu8__functions.html#ga61814eba4652a0fdfb76bbe222086327, ARM_MPU_Disable(void):&#160;Ref_MPU8.txt
+ARM_MPU_Disable_NS, group__mpu8__functions.html#ga389f9b6049d176bc83f9964d3259b712, Ref_MPU8.txt
+ARM_MPU_Enable, group__mpu8__functions.html#ga5a3f40314553baccdeea551f86d9a997, ARM_MPU_Enable(uint32_t MPU_Control):&#160;Ref_MPU8.txt
+ARM_MPU_Enable_NS, group__mpu8__functions.html#ga5866c75d6deb9148a1e9af6337eec50a, Ref_MPU8.txt
+ARM_MPU_Load, group__mpu8__functions.html#gaca76614e3091c7324aa9d60e634621bf, ARM_MPU_Load(uint32_t rnr, ARM_MPU_Region_t const *table, uint32_t cnt):&#160;Ref_MPU8.txt
+ARM_MPU_Load_NS, group__mpu8__functions.html#ga7f8c6e09be98067d613e4df1832c543d, Ref_MPU8.txt
+ARM_MPU_LoadEx, group__mpu8__functions.html#gab6094419f2abd678f1f3b121cd115049, Ref_MPU8.txt
+ARM_MPU_OrderedMemcpy, group__mpu8__functions.html#gac1a949403bf84eecaf407003fb553ae7, ARM_MPU_OrderedMemcpy(volatile uint32_t *dst, const uint32_t *__RESTRICT src, uint32_t len):&#160;Ref_MPU8.txt
+ARM_MPU_RASR, group__mpu__functions.html#ga96b93785c92e2dbcb3a2356c25bf2adc, Ref_MPU.txt
+ARM_MPU_RASR_EX, group__mpu__functions.html#ga332ed5f8969dd4df6b61c6ae32ec36dc, Ref_MPU.txt
+ARM_MPU_RBAR, group__mpu8__functions.html#gafe39c2f98058bcac7e7e0501e64e7a9d, ARM_MPU_RBAR():&#160;Ref_MPU8.txt
+ARM_MPU_REGION_SIZE_xxx, group__mpu__defines.html#gadb0a92c0928c113120567e85ff1ba05c, Ref_MPU.txt
+ARM_MPU_Region_t, structARM__MPU__Region__t.html,
+ARM_MPU_RLAR, group__mpu8__functions.html#gaeaaa071276ba7956944e6c3dc05d677e, Ref_MPU8.txt
+ARM_MPU_SetMemAttr, group__mpu8__functions.html#gab5b3c0a53d19c09a5550f1d9071ae65c, Ref_MPU8.txt
+ARM_MPU_SetMemAttr_NS, group__mpu8__functions.html#ga5100a150a755902af2455a455a329ef9, Ref_MPU8.txt
+ARM_MPU_SetMemAttrEx, group__mpu8__functions.html#ga1799413f08a157d636a1491371c15ce2, Ref_MPU8.txt
+ARM_MPU_SetRegion, group__mpu8__functions.html#ga6d7f220015c070c0e469948c1775ee3d, ARM_MPU_SetRegion(uint32_t rnr, uint32_t rbar, uint32_t rlar):&#160;Ref_MPU8.txt
+ARM_MPU_SetRegion_NS, group__mpu8__functions.html#ga7566931ca9bb9f22d213a67ec5f8c745, Ref_MPU8.txt
+ARM_MPU_SetRegionEx, group__mpu8__functions.html#ga3d50ba8546252bea959e45c8fdf16993, ARM_MPU_SetRegionEx(MPU_Type *mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar):&#160;Ref_MPU8.txt
+ARM_MPU_SH_INNER, group__mpu8__functions.html#ga73c70127f24f34781ad463cbe51d8f6b, Ref_MPU8.txt
+ARM_MPU_SH_NON, group__mpu8__functions.html#ga3d0f688198289f72264f73cf72a742e8, Ref_MPU8.txt
+ARM_MPU_SH_OUTER, group__mpu8__functions.html#gac4fddbdb9e1350bce6906de33c1fd500, Ref_MPU8.txt
+b, unionCONTROL__Type.html#adc6a38ab2980d0e9577b5a871da14eb9, CONTROL_Type::b()
+BFAR, structSCB__Type.html#a3f8e7e58be4e41c88dfa78f54589271c, SCB_Type
+BusFault_IRQn, group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af, Ref_NVIC.txt
+Basic CMSIS Example, using_CMSIS.html, using_pg
+C, unionxPSR__Type.html#a40213a6b5620410cac83b0d89564609d, xPSR_Type::C()
+Cache Functions (only Cortex-M7), group__cache__functions__m7.html,
+CALIB, structSysTick__Type.html#afcadb0c6d35b21cdc0018658a13942de, SysTick_Type
+CCR, structSCB__Type.html#a2d6653b0b70faac936046a02809b577f, SCB_Type
+CFSR, structSCB__Type.html#a0cda9e061b42373383418663092ad19a, SCB_Type
+CID0, structITM__Type.html#a30bb2b166b1723867da4a708935677ba, ITM_Type
+CID1, structITM__Type.html#ac40df2c3a6cef02f90b4e82c8204756f, ITM_Type
+CID2, structITM__Type.html#a8000b92e4e528ae7ac4cb8b8d9f6757d, ITM_Type
+CID3, structITM__Type.html#a43451f43f514108d9eaed5b017f8d921, ITM_Type
+CLAIMCLR, structTPI__Type.html#a0e10e292cb019a832b03ddd055b2f6ac, TPI_Type
+CLAIMSET, structTPI__Type.html#af8b7d15fa5252b733dd4b11fa1b5730a, TPI_Type
+CMSIS_NVIC_VIRTUAL, group__NVIC__gr.html#gadc48b4ed09386aab48fa6b9c96d9034c, Ref_NVIC.txt
+CMSIS_VECTAB_VIRTUAL, group__NVIC__gr.html#gad01d3aa220b50ef141b06c93888b268d, Ref_NVIC.txt
+COMP0, structDWT__Type.html#a61c2965af5bc0643f9af65620b0e67c9, DWT_Type
+COMP1, structDWT__Type.html#a38714af6b7fa7c64d68f5e1efbe7a931, DWT_Type
+COMP2, structDWT__Type.html#a5ae6dde39989f27bae90afc2347deb46, DWT_Type
+COMP3, structDWT__Type.html#a85eb73d1848ac3f82d39d6c3e8910847, DWT_Type
+Compiler Control, group__compiler__conntrol__gr.html,
+CONTROL_Type, unionCONTROL__Type.html,
+core_cm7.txt, core__cm7_8txt.html,
+Core Register Access, group__Core__Register__gr.html,
+CoreDebug_Type, structCoreDebug__Type.html,
+Core Register Access Functions, group__coreregister__trustzone__functions.html,
+CPACR, structSCB__Type.html#ac6a860c1b8d8154a1f00d99d23b67764, SCB_Type
+CPICNT, structDWT__Type.html#a2c08096c82abe245c0fa97badc458154, DWT_Type
+CPUID, structSCB__Type.html#a21e08d546d8b641bee298a459ea73e46, SCB_Type
+CSPSR, structTPI__Type.html#a8826aa84e5806053395a742d38d59d0f, TPI_Type
+CTRL, structDWT__Type.html#add790c53410023b3b581919bb681fe2a, DWT_Type::CTRL()
+CYCCNT, structDWT__Type.html#a102eaa529d9098242851cb57c52b42d9, DWT_Type
+CMSIS-Core Device Templates, templates_pg.html,
+D-Cache Functions, group__Dcache__functions__m7.html,
+DCRDR, structCoreDebug__Type.html#aab3cc92ef07bc1f04b3a3aa6db2c2d55, CoreDebug_Type
+DCRSR, structCoreDebug__Type.html#af907cf64577eaf927dac6787df6dd98b, CoreDebug_Type
+DebugMonitor_IRQn, group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c, Ref_NVIC.txt
+DEMCR, structCoreDebug__Type.html#aeb3126abc4c258a858f21f356c0df6ee, CoreDebug_Type
+Deprecated List, deprecated.html,
+DEVARCH, structITM__Type.html#a2372a4ebb63e36d1eb3fcf83a74fd537, ITM_Type
+Device Header File &lt;device.h&gt;, device_h_pg.html, templates_pg
+DEVID, structTPI__Type.html#abc0ecda8a5446bc754080276bad77514, TPI_Type
+DEVTYPE, structTPI__Type.html#ad98855854a719bbea33061e71529a472, TPI_Type
+DFR, structSCB__Type.html#a85dd6fe77aab17e7ea89a52c59da6004, SCB_Type
+DFSR, structSCB__Type.html#a191579bde0d21ff51d30a714fd887033, SCB_Type
+DHCSR, structCoreDebug__Type.html#ad63554e4650da91a8e79929cbb63db66, CoreDebug_Type
+DWT_Type, structDWT__Type.html,
+Debug Access, group__ITM__Debug__gr.html,
+Define values, group__mpu__defines.html,
+EXCCNT, structDWT__Type.html#a9fe20c16c5167ca61486caf6832686d1, DWT_Type
+FFCR, structTPI__Type.html#a3f68b6e73561b4849ebf953a894df8d2, TPI_Type
+FFSR, structTPI__Type.html#a6c47a0b4c7ffc66093ef993d36bb441c, TPI_Type
+FIFO0, structTPI__Type.html#aa4d7b5cf39dff9f53bf7f69bc287a814, TPI_Type
+FIFO1, structTPI__Type.html#a061372fcd72f1eea871e2d9c1be849bc, TPI_Type
+FOLDCNT, structDWT__Type.html#a1cfc48384ebd8fd8fb7e5d955aae6c97, DWT_Type
+FPCA, unionCONTROL__Type.html#ac62cfff08e6f055e0101785bad7094cd, CONTROL_Type
+FPCAR, structFPU__Type.html#a55263b468d0f8e11ac77aec9ff87c820, FPU_Type
+FPCCR, structFPU__Type.html#af1b708c5e413739150df3d16ca3b7061, FPU_Type
+FPDSCR, structFPU__Type.html#a58d1989664a06db6ec2e122eefa9f04a, FPU_Type
+FPU Functions, group__fpu__functions.html,
+FPU_Type, structFPU__Type.html,
+FSCR, structTPI__Type.html#ad6901bfd8a0089ca7e8a20475cf494a8, TPI_Type
+FUNCTION0, structDWT__Type.html#a579ae082f58a0317b7ef029b20f52889, DWT_Type
+FUNCTION1, structDWT__Type.html#a8dfcf25675f9606aa305c46e85182e4e, DWT_Type
+FUNCTION2, structDWT__Type.html#ab1b60d6600c38abae515bab8e86a188f, DWT_Type
+FUNCTION3, structDWT__Type.html#a52d4ff278fae6f9216c63b74ce328841, DWT_Type
+HardFault_IRQn, group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85, Ref_NVIC.txt
+HFSR, structSCB__Type.html#a14ad254659362b9752c69afe3fd80934, SCB_Type
+IABR, structNVIC__Type.html#a4bca5452748ba84d64536fb6a5d795af, NVIC_Type
+I-Cache Functions, group__Icache__functions__m7.html,
+ICER, structNVIC__Type.html#a245df8bac1da05c39eadabede9323203, NVIC_Type
+ICPR, structNVIC__Type.html#a8d8f45d9c5c67bba3c153c55574bac95, NVIC_Type
+ICSR, structSCB__Type.html#a0ca18ef984d132c6bf4d9b61cd00f05a, SCB_Type
+ICTR, structSCnSCB__Type.html#a34ec1d771245eb9bd0e3ec9336949762, SCnSCB_Type
+IMCR, structITM__Type.html#ae2ce4d3a54df2fd11a197ccac4406cd0, ITM_Type
+Intrinsic Functions for CPU Instructions, group__intrinsic__CPU__gr.html,
+Intrinsic Functions for SIMD Instructions [only Cortex-M4 and Cortex-M7], group__intrinsic__SIMD__gr.html,
+IP, structNVIC__Type.html#a7ff7364a4260df67a2784811e8da4efd, NVIC_Type
+IPSR_Type, unionIPSR__Type.html,
+IRQn_Type, group__NVIC__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8, Ref_NVIC.txt
+IRR, structITM__Type.html#a66eb82a070953f09909f39b8e516fb91, ITM_Type
+ISAR, structSCB__Type.html#ae0136a2d2d3c45f016b2c449e92b2066, SCB_Type
+ISER, structNVIC__Type.html#a9fccef5a60a0d5e81fcd7869a6274f47, NVIC_Type
+ISPR, structNVIC__Type.html#a8f731a9f428efc86e8d311b52ce823d0, NVIC_Type
+ISR, unionxPSR__Type.html#a3e9120dcf1a829fc8d2302b4d0673970, xPSR_Type::ISR()
+IT, unionxPSR__Type.html#a3200966922a194d84425e2807a7f1328, xPSR_Type
+ITATBCTR0, structTPI__Type.html#aaa573b2e073e76e93c51ecec79c616d0, TPI_Type
+ITATBCTR2, structTPI__Type.html#ab358319b969d3fed0f89bbe33e9f1652, TPI_Type
+ITCTRL, structTPI__Type.html#aaa4c823c10f115f7517c82ef86a5a68d, TPI_Type
+ITM_CheckChar, group__ITM__Debug__gr.html#ga7f9bbabd9756d1a7eafb2d9bf27e0535, Ref_Debug.txt
+ITM_ReceiveChar, group__ITM__Debug__gr.html#ga37b8f41cae703b5ff6947e271065558c, Ref_Debug.txt
+ITM_RxBuffer, group__ITM__Debug__gr.html#ga12e68e55a7badc271b948d6c7230b2a8, Ref_Debug.txt
+ITM_SendChar, group__ITM__Debug__gr.html#gaaa7c716331f74d644bf6bf25cd3392d1, Ref_Debug.txt
+ITM_Type, structITM__Type.html,
+IWR, structITM__Type.html#aa9da04891e48d1a2f054de186e9c4c94, ITM_Type
+Interrupts and Exceptions (NVIC), group__NVIC__gr.html,
+LAR, structITM__Type.html#a7f9c2a2113a11c7f3e98915f95b669d5, ITM_Type
+LOAD, structSysTick__Type.html#a4780a489256bb9f54d0ba8ed4de191cd, SysTick_Type
+LSR, structITM__Type.html#a3861c67933a24dd6632288c4ed0b80c8, ITM_Type
+LSUCNT, structDWT__Type.html#acc05d89bdb1b4fe2fa499920ec02d0b1, DWT_Type
+MISRA-C Deviations, coreMISRA_Exceptions_pg.html,
+MASK0, structDWT__Type.html#a821eb5e71f340ec077efc064cfc567db, DWT_Type
+MASK1, structDWT__Type.html#aabf94936c9340e62fed836dcfb152405, DWT_Type
+MASK2, structDWT__Type.html#a00ac4d830dfe0070a656cda9baed170f, DWT_Type
+MASK3, structDWT__Type.html#a2a509d8505c37a3b64f6b24993df5f3f, DWT_Type
+MemoryManagement_IRQn, group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa, Ref_NVIC.txt
+MISRA.txt, MISRA_8txt.html,
+MMFAR, structSCB__Type.html#a2d03d0b7cec2254f39eb1c46c7445e80, SCB_Type
+MMFR, structSCB__Type.html#aa11887804412bda283cc85a83fdafa7c, SCB_Type
+MPU Functions for Armv8-M, group__mpu8__functions.html,
+MPU Functions for Armv6-M/v7-M, group__mpu__functions.html,
+MPU_Type, structMPU__Type.html,
+MVFR0, structFPU__Type.html#a4f19014defe6033d070b80af19ef627c, FPU_Type
+MVFR1, structFPU__Type.html#a66f8cfa49a423b480001a4e101bf842d, FPU_Type
+N, unionxPSR__Type.html#a2db9a52f6d42809627d1a7a607c5dbc5, xPSR_Type::N()
+NonMaskableInt_IRQn, group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30, Ref_NVIC.txt
+nPRIV, unionCONTROL__Type.html#a35c1732cf153b7b5c4bd321cf1de9605, CONTROL_Type
+NVIC_ClearPendingIRQ, group__NVIC__gr.html#ga382ad6bedd6eecfdabd1b94dd128a01a, Ref_NVIC.txt
+NVIC_ClearTargetState, group__NVIC__gr.html#ga44b31316872e91bda1af7e17173de24b, Ref_NVIC.txt
+NVIC_DecodePriority, group__NVIC__gr.html#gad3cbca1be7a4726afa9448a9acd89377, Ref_NVIC.txt
+NVIC_DisableIRQ, group__NVIC__gr.html#ga736ba13a76eb37ef6e2c253be8b0331c, Ref_NVIC.txt
+NVIC_EnableIRQ, group__NVIC__gr.html#ga530ad9fda2ed1c8b70e439ecfe80591f, Ref_NVIC.txt
+NVIC_EncodePriority, group__NVIC__gr.html#ga0688c59605b119c53c71b2505ab23eb5, Ref_NVIC.txt
+NVIC_GetActive, group__NVIC__gr.html#gadf4252e600661fd762cfc0d1a9f5b892, Ref_NVIC.txt
+NVIC_GetEnableIRQ, group__NVIC__gr.html#ga72f102d31af0ee4aa7a6fb7a180840f3, Ref_NVIC.txt
+NVIC_GetPendingIRQ, group__NVIC__gr.html#ga95a8329a680b051ecf3ee8f516acc662, Ref_NVIC.txt
+NVIC_GetPriority, group__NVIC__gr.html#gab18fb9f6c5f4c70fdd73047f0f7c8395, Ref_NVIC.txt
+NVIC_GetPriorityGrouping, group__NVIC__gr.html#gaa81b19849367d3cdb95ac108c500fa78, Ref_NVIC.txt
+NVIC_GetTargetState, group__NVIC__gr.html#ga62b37611e1ccbac47d747c98ef302746, Ref_NVIC.txt
+NVIC_GetVector, group__NVIC__gr.html#gaebee9cad6724a5bac1857f0f1fb6d6af, Ref_NVIC.txt
+NVIC_SetPendingIRQ, group__NVIC__gr.html#ga3b885147ef9965ecede49614de8df9d2, Ref_NVIC.txt
+NVIC_SetPriority, group__NVIC__gr.html#ga5bb7f43ad92937c039dee3d36c3c2798, Ref_NVIC.txt
+NVIC_SetPriorityGrouping, group__NVIC__gr.html#gad78f447e891789b4d8f2e5b21eeda354, Ref_NVIC.txt
+NVIC_SetTargetState, group__NVIC__gr.html#gaf46218d01a6a3b70666ad0492a7f950a, Ref_NVIC.txt
+NVIC_SetVector, group__NVIC__gr.html#gab43c1c59d5c081f1bc725237f4b1f916, Ref_NVIC.txt
+NVIC_SystemReset, group__NVIC__gr.html#ga1b47d17e90b6a03e7bd1ec6a0d549b46, Ref_NVIC.txt
+NVIC Functions, group__nvic__trustzone__functions.html,
+NVIC_Type, structNVIC__Type.html,
+Overview, index.html,
+Overview.txt, Overview_8txt.html,
+PCSR, structDWT__Type.html#a6353ca1d1ad9bc1be05d3b5632960113, DWT_Type
+PendSV_IRQn, group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2, Ref_NVIC.txt
+Peripheral Access, group__peripheral__gr.html,
+PFR, structSCB__Type.html#a681c9d9e518b217976bef38c2423d83d, SCB_Type
+PID0, structITM__Type.html#ab4a4cc97ad658e9c46cf17490daffb8a, ITM_Type
+PID1, structITM__Type.html#a89ea1d805a668d6589b22d8e678eb6a4, ITM_Type
+PID2, structITM__Type.html#a8471c4d77b7107cf580587509da69f38, ITM_Type
+PID3, structITM__Type.html#af317d5e2d946d70e6fb67c02b92cc8a3, ITM_Type
+PID4, structITM__Type.html#aad5e11dd4baf6d941bd6c7450f60a158, ITM_Type
+PID5, structITM__Type.html#af9085648bf18f69b5f9d1136d45e1d37, ITM_Type
+PID6, structITM__Type.html#ad34dbe6b1072c77d36281049c8b169f6, ITM_Type
+PID7, structITM__Type.html#a2bcec6803f28f30d5baf5e20e3517d3d, ITM_Type
+PORT, structITM__Type.html#af95bc1810f9ea802d628cb9dea81e02e, ITM_Type
+PVD_STM_IRQn, group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a853e0f318108110e0527f29733d11f86, Ref_NVIC.txt
+Q, unionxPSR__Type.html#add7cbd2b0abd8954d62cd7831796ac7c, xPSR_Type::Q()
+RTOS Context Management, group__context__trustzone__functions.html,
+Revision History of CMSIS-Core (Cortex-M), core_revisionHistory.html,
+RASR, structMPU__Type.html#a8f00c4a5e31b0a8d103ed3b0732c17a3, MPU_Type::RASR()
+RASR_A1, structMPU__Type.html#a1658326c6762637eeef8a79bb467445e, MPU_Type
+RASR_A2, structMPU__Type.html#a37131c513d8a8d211b402e5dfda97205, MPU_Type
+RASR_A3, structMPU__Type.html#a7d15172b163797736a6c6b4dcc0fa3dd, MPU_Type
+RBAR, structMPU__Type.html#a990c609b26d990b8ba832b110adfd353, MPU_Type::RBAR()
+RBAR_A1, structMPU__Type.html#af8b510a85b175edfd8dd8cc93e967066, MPU_Type
+RBAR_A2, structMPU__Type.html#a80d534f0dfc080c841e1772c7a68e1a2, MPU_Type
+RBAR_A3, structMPU__Type.html#a207f6e9c3af753367554cc06df300a55, MPU_Type
+Ref_cm4_simd.txt, Ref__cm4__simd_8txt.html,
+Ref_cmInstr.txt, Ref__cmInstr_8txt.html,
+Ref_CompilerControl.txt, Ref__CompilerControl_8txt.html,
+Ref_CoreReg.txt, Ref__CoreReg_8txt.html,
+Ref_DataStructs.txt, Ref__DataStructs_8txt.html,
+Ref_Debug.txt, Ref__Debug_8txt.html,
+Ref_FPU.txt, Ref__FPU_8txt.html,
+Ref_MPU.txt, Ref__MPU_8txt.html,
+Ref_MPU8.txt, Ref__MPU8_8txt.html,
+Ref_NVIC.txt, Ref__NVIC_8txt.html,
+Ref_Peripheral.txt, Ref__Peripheral_8txt.html,
+Ref_SystemAndClock.txt, Ref__SystemAndClock_8txt.html,
+Ref_Systick.txt, Ref__Systick_8txt.html,
+Ref_Trustzone.txt, Ref__Trustzone_8txt.html,
+Ref_VersionControl.txt, Ref__VersionControl_8txt.html,
+RegMap_CMSIS2ARM_Doc.txt, RegMap__CMSIS2ARM__Doc_8txt.html,
+Register Mapping, regMap_pg.html,
+RESERVED0, structTPI__Type.html#af143c5e8fc9a3b2be2878e9c1f331aa9, TPI_Type::RESERVED0()
+RESERVED1, structTPI__Type.html#ac3956fe93987b725d89d3be32738da12, TPI_Type::RESERVED1()
+RESERVED2, structTPI__Type.html#ac7bbb92e6231b9b38ac483f7d161a096, TPI_Type::RESERVED2()
+RESERVED3, structTPI__Type.html#a31700c8cdd26e4c094db72af33d9f24c, TPI_Type::RESERVED3()
+RESERVED4, structTPI__Type.html#a684071216fafee4e80be6aaa932cec46, TPI_Type::RESERVED4()
+RESERVED5, structTPI__Type.html#a3f80dd93f6bab6524603a7aa58de9a30, TPI_Type::RESERVED5()
+RESERVED7, structTPI__Type.html#a476ca23fbc9480f1697fbec871130550, TPI_Type
+RLAR, structARM__MPU__Region__t.html#ab5d3a650dbffd0b272bf7df5b140e8a8, ARM_MPU_Region_t
+RNR, structMPU__Type.html#a2f7a117a12cb661c76edc4765453f05c, MPU_Type
+RSERVED1, structNVIC__Type.html#a6d1daf7ab6f2ba83f57ff67ae6f571fe, NVIC_Type
+System Partition Header File partition_&lt;device&gt;.h, partition_h_pg.html, templates_pg
+SAU Functions, group__sau__trustzone__functions.html,
+SCB_CleanDCache, group__Dcache__functions__m7.html#ga55583e3065c6eabca204b8b89b121c4c, core_cm7.txt
+SCB_CleanDCache_by_Addr, group__Dcache__functions__m7.html#ga696fadbf7b9cc71dad42fab61873a40d, core_cm7.txt
+SCB_CleanInvalidateDCache, group__Dcache__functions__m7.html#ga1b741def9e3b2ca97dc9ea49b8ce505c, core_cm7.txt
+SCB_CleanInvalidateDCache_by_Addr, group__Dcache__functions__m7.html#ga630131b2572eaa16b569ed364dfc895e, core_cm7.txt
+SCB_DisableDCache, group__Dcache__functions__m7.html#ga6468170f90d270caab8116e7a4f0b5fe, core_cm7.txt
+SCB_DisableICache, group__Icache__functions__m7.html#gaba757390852f95b3ac2d8638c717d8d8, core_cm7.txt
+SCB_EnableDCache, group__Dcache__functions__m7.html#ga63aa640d9006021a796a5dcf9c7180b6, core_cm7.txt
+SCB_EnableICache, group__Icache__functions__m7.html#gaf9e7c6c8e16ada1f95e5bf5a03505b68, core_cm7.txt
+SCB_GetFPUType, group__fpu__functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756, Ref_FPU.txt
+SCB_InvalidateDCache, group__Dcache__functions__m7.html#gace2d30db08887d0bdb818b8a785a5ce6, core_cm7.txt
+SCB_InvalidateDCache_by_Addr, group__Dcache__functions__m7.html#ga503ef7ef58c0773defd15a82f6336c09, core_cm7.txt
+SCB_InvalidateICache, group__Icache__functions__m7.html#ga50d373a785edd782c5de5a3b55e30ff3, core_cm7.txt
+SCB_Type, structSCB__Type.html,
+SCnSCB_Type, structSCnSCB__Type.html,
+SCR, structSCB__Type.html#a3a4840c6fa4d1ee75544f4032c88ec34, SCB_Type
+SecureFault_IRQn, group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9cda5594d898247bfa9d16ad966724da, Ref_NVIC.txt
+SHCSR, structSCB__Type.html#a7b5ae9741a99808043394c4743b635c4, SCB_Type
+SHP, structSCB__Type.html#a85768f4b3dbbc41fd760041ee1202162, SCB_Type
+SLEEPCNT, structDWT__Type.html#a416a54e2084ce66e5ca74f152a5ecc70, DWT_Type
+SPPR, structTPI__Type.html#a12f79d4e3ddc69893ba8bff890d04cc5, TPI_Type
+SPSEL, unionCONTROL__Type.html#a8cc085fea1c50a8bd9adea63931ee8e2, CONTROL_Type
+SSPSR, structTPI__Type.html#a7b72598e20066133e505bb781690dc22, TPI_Type
+Startup File startup_&lt;device&gt;.c, startup_c_pg.html, templates_pg
+Startup File startup_&lt;device&gt;.s (deprecated), startup_s_pg.html, templates_pg
+STIR, structNVIC__Type.html#a37de89637466e007171c6b135299bc75, NVIC_Type
+SVCall_IRQn, group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237, Ref_NVIC.txt
+System Configuration Files system_&lt;device&gt;.c and system_&lt;device&gt;.h, system_c_pg.html, templates_pg
+System and Clock Configuration, group__system__init__gr.html,
+SystemCoreClock, group__system__init__gr.html#gaa3cd3e43291e81e795d642b79b6088e6, Ref_SystemAndClock.txt
+SystemCoreClockUpdate, group__system__init__gr.html#gae0c36a9591fe6e9c45ecb21a794f0f0f, Ref_SystemAndClock.txt
+SystemInit, group__system__init__gr.html#ga93f514700ccf00d08dbdcff7f1224eb2, Ref_SystemAndClock.txt
+SysTick_Config, group__SysTick__gr.html#gabe47de40e9b0ad465b752297a9d9f427, Ref_Systick.txt
+Systick Timer (SYSTICK), group__SysTick__gr.html,
+SysTick_IRQn, group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7, Ref_NVIC.txt
+SysTick Functions, group__systick__trustzone__functions.html,
+SysTick_Type, structSysTick__Type.html,
+T, unionxPSR__Type.html#a7eed9fe24ae8d354cd76ae1c1110a658, xPSR_Type
+TCR, structITM__Type.html#a04b9fbc83759cb818dfa161d39628426, ITM_Type
+Template.txt, Template_8txt.html,
+TER, structITM__Type.html#acd03c6858f7b678dab6a6121462e7807, ITM_Type
+TPI_Type, structTPI__Type.html,
+TPR, structITM__Type.html#ae907229ba50538bf370fbdfd54c099a2, ITM_Type
+TRIGGER, structTPI__Type.html#a4d4cd2357f72333a82a1313228287bbd, TPI_Type
+TrustZone for Armv8-M/v8.1-M, group__trustzone__functions.html,
+TYPE, structMPU__Type.html#aba02af87f77577c725cf73879cabb609, MPU_Type
+TZ_AllocModuleContext_S, group__context__trustzone__functions.html#gacd016f166bee549a0d3e970132e64a90, Ref_Trustzone.txt
+TZ_FreeModuleContext_S, group__context__trustzone__functions.html#gac84f678fbe974f8b02c683e0b8046524, Ref_Trustzone.txt
+TZ_InitContextSystem_S, group__context__trustzone__functions.html#ga926e2ec472535a6d2b8125be1a79e3c0, Ref_Trustzone.txt
+TZ_LoadContext_S, group__context__trustzone__functions.html#ga4748f6bcdd5fed279ac5a6cd7eca2689, Ref_Trustzone.txt
+TZ_NVIC_ClearPendingIRQ_NS, group__nvic__trustzone__functions.html#ga3b30f8b602b593a806617b671a50731a, Ref_Trustzone.txt
+TZ_NVIC_DisableIRQ_NS, group__nvic__trustzone__functions.html#gabc58593dea7803c1f1e1ed3b098f497c, Ref_Trustzone.txt
+TZ_NVIC_EnableIRQ_NS, group__nvic__trustzone__functions.html#gaedea4c16dd4a0b792c7e9d1da4c49295, Ref_Trustzone.txt
+TZ_NVIC_GetActive_NS, group__nvic__trustzone__functions.html#ga1bffd79bd6365d83281883b6c4b0f218, Ref_Trustzone.txt
+TZ_NVIC_GetEnableIRQ_NS, group__nvic__trustzone__functions.html#ga57d2a6736704c4a39421ed1a2e7b689b, Ref_Trustzone.txt
+TZ_NVIC_GetPendingIRQ_NS, group__nvic__trustzone__functions.html#gab85bd0d55d746caf0e414be5284afe24, Ref_Trustzone.txt
+TZ_NVIC_GetPriority_NS, group__nvic__trustzone__functions.html#gade6a8784339946fdd50575d7e65a3268, Ref_Trustzone.txt
+TZ_NVIC_GetPriorityGrouping_NS, group__nvic__trustzone__functions.html#gaf5f578628bc8b7154b29577f6f6a87fd, Ref_Trustzone.txt
+TZ_NVIC_SetPendingIRQ_NS, group__nvic__trustzone__functions.html#gaccbc9aa0eacf4d4c3d3046edb9e02edd, Ref_Trustzone.txt
+TZ_NVIC_SetPriority_NS, group__nvic__trustzone__functions.html#ga2caf0df3603378c436c838138e42059a, Ref_Trustzone.txt
+TZ_NVIC_SetPriorityGrouping_NS, group__nvic__trustzone__functions.html#ga0d3b5db0685bd95cc8bd2f7ad0891d39, Ref_Trustzone.txt
+TZ_SAU_Disable, group__sau__trustzone__functions.html#ga42e201cea0a4b09f588a28b751f726fb, Ref_Trustzone.txt
+TZ_SAU_Enable, group__sau__trustzone__functions.html#ga187377409289e34838225ce801fb102c, Ref_Trustzone.txt
+TZ_SAU_Setup, group__sau__trustzone__functions.html#ga6093bc5939ea8924fbcfdffb8f0553f1, Ref_Trustzone.txt
+TZ_StoreContext_S, group__context__trustzone__functions.html#gac106570f4905f82922fd335aeb08a1bf, Ref_Trustzone.txt
+TZ_SysTick_Config_NS, group__systick__trustzone__functions.html#gad18a1b1a6796c652f2b35e728f2e2670, Ref_Trustzone.txt
+u16, structITM__Type.html#a962a970dfd286cad7f8a8577e87d4ad3, ITM_Type
+u32, structITM__Type.html#a5834885903a557674f078f3b71fa8bc8, ITM_Type
+u8, structITM__Type.html#ae773bf9f9dac64e6c28b14aa39f74275, ITM_Type
+UsageFault_IRQn, group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf, Ref_NVIC.txt
+Using.txt, Using_8txt.html,
+Using CMSIS with generic Arm Processors, using_ARM_pg.html, using_pg
+Using CMSIS in Embedded Applications, using_pg.html,
+Using TrustZone for Armv8-M, using_TrustZone_pg.html,
+Using Interrupt Vector Remap, using_VTOR_pg.html, using_pg
+UsingTrustZone.txt, UsingTrustZone_8txt.html,
+V, unionxPSR__Type.html#af14df16ea0690070c45b95f2116b7a0a, xPSR_Type::V()
+VAL, structSysTick__Type.html#a9b5420d17e8e43104ddd4ae5a610af93, SysTick_Type
+Version Control, group__version__control__gr.html,
+VTOR, structSCB__Type.html#a187a4578e920544ed967f98020fb8170, SCB_Type
+w, unionCONTROL__Type.html#a6b642cca3d96da660b1198c133ca2a1f, CONTROL_Type::w()
+WWDG_STM_IRQn, group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa62e040960b4beb6cba107e4703c12d2, Ref_NVIC.txt
+xPSR_Type, unionxPSR__Type.html,
+Z, unionxPSR__Type.html#a1e5d9801013d5146f2e02d9b7b3da562, xPSR_Type::Z()
+
diff --git a/docs/Core/html/index.html b/docs/Core/html/index.html
index 24643bb..65f2e17 100644
--- a/docs/Core/html/index.html
+++ b/docs/Core/html/index.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -147,7 +147,7 @@ $(document).ready(function(){initNavTree('index.html','');});
<hr/>
<h1><a class="anchor" id="ref_v6-v8M"></a>
Processor Support</h1>
-<p>CMSIS supports the complete range of <a href="http://www.arm.com/products/processors/cortex-m/index.php" target="_blank"><b>Cortex-M processors</b></a> (with exception of Cortex-M1) and the <a href="http://www.arm.com/products/processors/instruction-set-architectures/armv8-m-architecture.php" target="_blank"><b>Armv8-M architecture</b></a> including security extensions.</p>
+<p>CMSIS supports the complete range of <a href="https://developer.arm.com/products/processors/cortex-m" target="_blank"><b>Cortex-M processors</b></a> and the <a href="http://www.arm.com/products/processors/instruction-set-architectures/armv8-m-architecture.php" target="_blank"><b>Armv8-M/v8.1-M architecture</b></a> including security extensions.</p>
<h2><a class="anchor" id="ref_man_sec"></a>
Cortex-M Reference Manuals</h2>
<p>The Cortex-M Device Generic User Guides contain the programmers model and detailed information about the core peripherals and are available for:</p>
@@ -163,19 +163,27 @@ Cortex-M Reference Manuals</h2>
<li><a href="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0550c/cortex_m23_r1p0_technical_reference_manual_DDI0550C_en.pdf" target="_blank"><b>Cortex-M23 Technical Reference Manual</b></a> (Armv8-M baseline architecture)</li>
<li><a href="http://infocenter.arm.com/help/topic/com.arm.doc.100230_0002_00_en/cortex_m33_trm_100230_0002_00_en.pdf" target="_blank"><b>Cortex-M33 Technical Reference Manual</b></a> (Armv8-M mainline architecture)</li>
</ul>
+<p>CMSIS also supports the following Cortex-M processor variants:</p>
+<ul>
+<li><a href="https://developer.arm.com/products/processors/cortex-m/cortex-m1" target="_blank"><b>Cortex-M1</b></a> is a processor designed specifically for implementation in FPGAs (Armv6-M architecture).</li>
+<li><a href="https://developer.arm.com/products/processors/cortex-m/sc000-processor" target="_blank"><b>SecurCore SC000</b></a> is designed specifically for smartcard and security applications (Armv6-M architecture).</li>
+<li><a href="https://developer.arm.com/products/processors/cortex-m/sc300-processor" target="_blank"><b>SecurCore SC300</b></a> is designed specifically for smartcard and security applications (Armv7-M architecture).</li>
+<li><a href="https://developer.arm.com/products/processors/cortex-m/sc300-processor" target="_blank"><b>Cortex-M35P</b></a> is a temper resistant Cortex-M processor with optional software isolation using TrustZone for Armv8-M.</li>
+</ul>
<h2><a class="anchor" id="ARMv8M"></a>
-Armv8-M Architecture</h2>
-<p>Armv8-M introduces two profiles <b>baseline</b> (for power and area constrained applications) and <b>mainline</b> (full-featured with optional SIMD, floating-point, and co-processor extensions). Both Armv8-M profiles are supported by CMSIS.</p>
+Armv8-M and Armv8.1-M Architecture</h2>
+<p>Armv8-M introduces two profiles <b>baseline</b> (for power and area constrained applications) and <b>mainline</b> (full-featured with optional SIMD, floating-point, and co-processor extensions). Both Armv8-M profiles and Armv8.1M are supported by CMSIS.</p>
<p>The Armv8-M Architecture is described in the <a href="http://developer.arm.com/products/architecture/m-profile/docs/ddi0553/latest/armv8-m-architecture-reference-manual" target="_blank"><b>Armv8-M Architecture Reference Manual</b></a>.</p>
+<p>The Armv8.1-M Architecture further extends Armv8-M with Helium, an Microcontroller Vector Extension (MVE) and further instruction set and debug extensions. More information about Armv8.1-M Architecture is available under <a href="https://developer.arm.com/technologies/helium" target="_blank"><b>Arm Helium technology</b></a>.</p>
<hr/>
<h1><a class="anchor" id="tested_tools_sec"></a>
Tested and Verified Toolchains</h1>
<p>The <a class="el" href="templates_pg.html">CMSIS-Core Device Templates</a> supplied by Arm have been tested and verified with the following toolchains:</p>
<ul>
-<li>Arm: Arm Compiler 5.06 update 6 (not for Cortex-M23, Cortex-M33, Armv8-M)</li>
-<li>Arm: Arm Compiler 6.9</li>
-<li>Arm: Arm Compiler 6.6.2 (not for Cortex-M0, Cortex-M23, Cortex-M33, Armv8-M)</li>
-<li>GNU: GNU Tools for Arm Embedded 6.3.1 20170620</li>
+<li>Arm: Arm Compiler 5.06 update 6 (not for Cortex-M23/33/35P, Armv8-M, Armv8.1-M)</li>
+<li>Arm: Arm Compiler 6.12</li>
+<li>Arm: Arm Compiler 6.6.2 (not for Cortex-M0/23/33/35P, Armv8-M, Armv8.1-M)</li>
+<li>GNU: GNU Tools for Arm Embedded 8.2.1 2018q4</li>
<li>IAR: IAR ANSI C/C++ Compiler for Arm 8.20.1.14183</li>
</ul>
<hr/>
@@ -184,7 +192,7 @@ Tested and Verified Toolchains</h1>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/modules.html b/docs/Core/html/modules.html
index d6f059c..ce3c07d 100644
--- a/docs/Core/html/modules.html
+++ b/docs/Core/html/modules.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -113,29 +113,29 @@ $(document).ready(function(){initNavTree('modules.html','');});
<div class="contents">
<div class="textblock">Here is a list of all modules:</div><div class="directory">
<div class="levels">[detail level <span onclick="javascript:toggleLevel(1);">1</span><span onclick="javascript:toggleLevel(2);">2</span>]</div><table class="directory">
-<tr id="row_0_" class="even"><td class="entry"><img id="arr_0_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('0_')"/><a class="el" href="group__version__control__gr.html" target="_self">Version Control</a></td><td class="desc">Version #define symbols for CMSIS release specific C/C++ source code </td></tr>
-<tr id="row_0_0_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__version__control__depricated__gr.html" target="_self">Version Control per Core (Depricated)</a></td><td class="desc">Version #define symbols for CMSIS release specific C/C++ source code </td></tr>
-<tr id="row_1_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__compiler__conntrol__gr.html" target="_self">Compiler Control</a></td><td class="desc">Compiler agnostic #define symbols for generic C/C++ source code </td></tr>
-<tr id="row_2_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__peripheral__gr.html" target="_self">Peripheral Access</a></td><td class="desc">Naming conventions and optional features for accessing peripherals </td></tr>
-<tr id="row_3_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__system__init__gr.html" target="_self">System and Clock Configuration</a></td><td class="desc">Functions for system and clock setup available in system_<em>device</em>.c </td></tr>
-<tr id="row_4_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__NVIC__gr.html" target="_self">Interrupts and Exceptions (NVIC)</a></td><td class="desc">Functions to access the Nested Vector Interrupt Controller (NVIC) </td></tr>
-<tr id="row_5_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__Core__Register__gr.html" target="_self">Core Register Access</a></td><td class="desc">Functions to access the Cortex-M core registers </td></tr>
-<tr id="row_6_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__intrinsic__CPU__gr.html" target="_self">Intrinsic Functions for CPU Instructions</a></td><td class="desc">Functions that generate specific Cortex-M CPU Instructions </td></tr>
-<tr id="row_7_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__intrinsic__SIMD__gr.html" target="_self">Intrinsic Functions for SIMD Instructions [only Cortex-M4 and Cortex-M7]</a></td><td class="desc">Access to dedicated SIMD instructions </td></tr>
-<tr id="row_8_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__fpu__functions.html" target="_self">FPU Functions</a></td><td class="desc">Functions that relate to the Floating-Point Arithmetic Unit </td></tr>
-<tr id="row_9_" class="even"><td class="entry"><img id="arr_9_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('9_')"/><a class="el" href="group__mpu__functions.html" target="_self">MPU Functions for Armv7-M</a></td><td class="desc">Functions that relate to the Memory Protection Unit </td></tr>
-<tr id="row_9_0_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__mpu__defines.html" target="_self">Define values</a></td><td class="desc">Define values for MPU region setup </td></tr>
-<tr id="row_10_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__SysTick__gr.html" target="_self">Systick Timer (SYSTICK)</a></td><td class="desc">Initialize and start the SysTick timer </td></tr>
-<tr id="row_11_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__ITM__Debug__gr.html" target="_self">Debug Access</a></td><td class="desc">Debug Access to the Instrumented Trace Macrocell (ITM) </td></tr>
-<tr id="row_12_" class="even"><td class="entry"><img id="arr_12_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('12_')"/><a class="el" href="group__trustzone__functions.html" target="_self">TrustZone for Armv8-M</a></td><td class="desc">Functions that related to optional Armv8-M security extension </td></tr>
-<tr id="row_12_0_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__coreregister__trustzone__functions.html" target="_self">Core Register Access Functions</a></td><td class="desc">Core register Access functions related to TrustZone for Armv8-M </td></tr>
-<tr id="row_12_1_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__nvic__trustzone__functions.html" target="_self">NVIC Functions</a></td><td class="desc">Nested Vector Interrupt Controller (NVIC) functions related to TrustZone for Armv8-M </td></tr>
-<tr id="row_12_2_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__systick__trustzone__functions.html" target="_self">SysTick Functions</a></td><td class="desc">SysTick functions related to TrustZone for Armv8-M </td></tr>
-<tr id="row_12_3_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__sau__trustzone__functions.html" target="_self">SAU Functions</a></td><td class="desc">Secure Attribution Unit (SAU) functions related to TrustZone for Armv8-M </td></tr>
-<tr id="row_12_4_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__context__trustzone__functions.html" target="_self">RTOS Context Management</a></td><td class="desc">RTOS Thread Context Management for Armv8-M TrustZone </td></tr>
-<tr id="row_13_" class="even"><td class="entry"><img id="arr_13_" src="ftv2mlastnode.png" alt="\" width="16" height="22" onclick="toggleFolder('13_')"/><a class="el" href="group__cache__functions__m7.html" target="_self">Cache Functions (only Cortex-M7)</a></td><td class="desc">Functions for Instruction and Data Cache </td></tr>
-<tr id="row_13_0_"><td class="entry"><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__Icache__functions__m7.html" target="_self">I-Cache Functions</a></td><td class="desc">Functions for the instruction cache </td></tr>
-<tr id="row_13_1_" class="even"><td class="entry"><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__Dcache__functions__m7.html" target="_self">D-Cache Functions</a></td><td class="desc">Functions for the data cache </td></tr>
+<tr id="row_0_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__version__control__gr.html" target="_self">Version Control</a></td><td class="desc">Version #define symbols for CMSIS release specific C/C++ source code </td></tr>
+<tr id="row_1_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__compiler__conntrol__gr.html" target="_self">Compiler Control</a></td><td class="desc">Compiler agnostic #define symbols for generic C/C++ source code </td></tr>
+<tr id="row_2_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__peripheral__gr.html" target="_self">Peripheral Access</a></td><td class="desc">Naming conventions and optional features for accessing peripherals </td></tr>
+<tr id="row_3_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__system__init__gr.html" target="_self">System and Clock Configuration</a></td><td class="desc">Functions for system and clock setup available in system_<em>device</em>.c </td></tr>
+<tr id="row_4_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__NVIC__gr.html" target="_self">Interrupts and Exceptions (NVIC)</a></td><td class="desc">Functions to access the Nested Vector Interrupt Controller (NVIC) </td></tr>
+<tr id="row_5_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__Core__Register__gr.html" target="_self">Core Register Access</a></td><td class="desc">Functions to access the Cortex-M core registers </td></tr>
+<tr id="row_6_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__intrinsic__CPU__gr.html" target="_self">Intrinsic Functions for CPU Instructions</a></td><td class="desc">Functions that generate specific Cortex-M CPU Instructions </td></tr>
+<tr id="row_7_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__intrinsic__SIMD__gr.html" target="_self">Intrinsic Functions for SIMD Instructions [only Cortex-M4 and Cortex-M7]</a></td><td class="desc">Access to dedicated SIMD instructions </td></tr>
+<tr id="row_8_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__fpu__functions.html" target="_self">FPU Functions</a></td><td class="desc">Functions that relate to the Floating-Point Arithmetic Unit </td></tr>
+<tr id="row_9_"><td class="entry"><img id="arr_9_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('9_')"/><a class="el" href="group__mpu__functions.html" target="_self">MPU Functions for Armv6-M/v7-M</a></td><td class="desc">Functions that relate to the Memory Protection Unit </td></tr>
+<tr id="row_9_0_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__mpu__defines.html" target="_self">Define values</a></td><td class="desc">Define values for MPU region setup </td></tr>
+<tr id="row_10_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__mpu8__functions.html" target="_self">MPU Functions for Armv8-M</a></td><td class="desc">Functions that relate to the Memory Protection Unit </td></tr>
+<tr id="row_11_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__SysTick__gr.html" target="_self">Systick Timer (SYSTICK)</a></td><td class="desc">Initialize and start the SysTick timer </td></tr>
+<tr id="row_12_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__ITM__Debug__gr.html" target="_self">Debug Access</a></td><td class="desc">Debug Access to the Instrumented Trace Macrocell (ITM) </td></tr>
+<tr id="row_13_" class="even"><td class="entry"><img id="arr_13_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('13_')"/><a class="el" href="group__trustzone__functions.html" target="_self">TrustZone for Armv8-M/v8.1-M</a></td><td class="desc">Functions that related to optional Armv8-M and Armv8.1-M security extension </td></tr>
+<tr id="row_13_0_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__coreregister__trustzone__functions.html" target="_self">Core Register Access Functions</a></td><td class="desc">Core register Access functions related to TrustZone for Armv8-M </td></tr>
+<tr id="row_13_1_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__nvic__trustzone__functions.html" target="_self">NVIC Functions</a></td><td class="desc">Nested Vector Interrupt Controller (NVIC) functions related to TrustZone for Armv8-M </td></tr>
+<tr id="row_13_2_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__systick__trustzone__functions.html" target="_self">SysTick Functions</a></td><td class="desc">SysTick functions related to TrustZone for Armv8-M </td></tr>
+<tr id="row_13_3_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__sau__trustzone__functions.html" target="_self">SAU Functions</a></td><td class="desc">Secure Attribution Unit (SAU) functions related to TrustZone for Armv8-M </td></tr>
+<tr id="row_13_4_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__context__trustzone__functions.html" target="_self">RTOS Context Management</a></td><td class="desc">RTOS Thread Context Management for Armv8-M TrustZone </td></tr>
+<tr id="row_14_" class="even"><td class="entry"><img id="arr_14_" src="ftv2mlastnode.png" alt="\" width="16" height="22" onclick="toggleFolder('14_')"/><a class="el" href="group__cache__functions__m7.html" target="_self">Cache Functions (only Cortex-M7)</a></td><td class="desc">Functions for Instruction and Data Cache </td></tr>
+<tr id="row_14_0_"><td class="entry"><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__Icache__functions__m7.html" target="_self">I-Cache Functions</a></td><td class="desc">Functions for the instruction cache </td></tr>
+<tr id="row_14_1_" class="even"><td class="entry"><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__Dcache__functions__m7.html" target="_self">D-Cache Functions</a></td><td class="desc">Functions for the data cache </td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
@@ -143,7 +143,7 @@ $(document).ready(function(){initNavTree('modules.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/modules.js b/docs/Core/html/modules.js
index da3f440..99d56c3 100644
--- a/docs/Core/html/modules.js
+++ b/docs/Core/html/modules.js
@@ -9,9 +9,10 @@ var modules =
[ "Intrinsic Functions for CPU Instructions", "group__intrinsic__CPU__gr.html", "group__intrinsic__CPU__gr" ],
[ "Intrinsic Functions for SIMD Instructions [only Cortex-M4 and Cortex-M7]", "group__intrinsic__SIMD__gr.html", "group__intrinsic__SIMD__gr" ],
[ "FPU Functions", "group__fpu__functions.html", "group__fpu__functions" ],
- [ "MPU Functions for Armv7-M", "group__mpu__functions.html", "group__mpu__functions" ],
+ [ "MPU Functions for Armv6-M/v7-M", "group__mpu__functions.html", "group__mpu__functions" ],
+ [ "MPU Functions for Armv8-M", "group__mpu8__functions.html", "group__mpu8__functions" ],
[ "Systick Timer (SYSTICK)", "group__SysTick__gr.html", "group__SysTick__gr" ],
[ "Debug Access", "group__ITM__Debug__gr.html", "group__ITM__Debug__gr" ],
- [ "TrustZone for Armv8-M", "group__trustzone__functions.html", "group__trustzone__functions" ],
+ [ "TrustZone for Armv8-M/v8.1-M", "group__trustzone__functions.html", "group__trustzone__functions" ],
[ "Cache Functions (only Cortex-M7)", "group__cache__functions__m7.html", "group__cache__functions__m7" ]
]; \ No newline at end of file
diff --git a/docs/Core/html/navtree.js b/docs/Core/html/navtree.js
index c916273..b634193 100644
--- a/docs/Core/html/navtree.js
+++ b/docs/Core/html/navtree.js
@@ -4,7 +4,7 @@ var NAVTREE =
[ "Overview", "index.html", [
[ "Processor Support", "index.html#ref_v6-v8M", [
[ "Cortex-M Reference Manuals", "index.html#ref_man_sec", null ],
- [ "Armv8-M Architecture", "index.html#ARMv8M", null ]
+ [ "Armv8-M and Armv8.1-M Architecture", "index.html#ARMv8M", null ]
] ],
[ "Tested and Verified Toolchains", "index.html#tested_tools_sec", null ]
] ],
@@ -35,8 +35,8 @@ var NAVTREE =
var NAVTREEINDEX =
[
"annotated.html",
-"group__mpu__defines.html#gab23596306119e7831847bd9683de3934",
-"unionxPSR__Type.html#af14df16ea0690070c45b95f2116b7a0a"
+"group__intrinsic__SIMD__gr.html#gaf2f5a9132dcfc6d01d34cd971c425713",
+"structTPI__Type.html#ac3956fe93987b725d89d3be32738da12"
];
var SYNCONMSG = 'click to disable panel synchronisation';
diff --git a/docs/Core/html/navtreeindex0.js b/docs/Core/html/navtreeindex0.js
index 4b07b1f..e474481 100644
--- a/docs/Core/html/navtreeindex0.js
+++ b/docs/Core/html/navtreeindex0.js
@@ -4,12 +4,12 @@ var NAVTREEINDEX0 =
"coreMISRA_Exceptions_pg.html":[5],
"core_revisionHistory.html":[1],
"deprecated.html":[7],
-"device_h_pg.html":[4,5],
-"device_h_pg.html#core_config_sect":[4,5,1],
-"device_h_pg.html#core_version_sect":[4,5,2],
-"device_h_pg.html#device_access":[4,5,3],
-"device_h_pg.html#device_h_sec":[4,5,4],
-"device_h_pg.html#interrupt_number_sec":[4,5,0],
+"device_h_pg.html":[4,6],
+"device_h_pg.html#core_config_sect":[4,6,1],
+"device_h_pg.html#core_version_sect":[4,6,2],
+"device_h_pg.html#device_access":[4,6,3],
+"device_h_pg.html#device_h_sec":[4,6,4],
+"device_h_pg.html#interrupt_number_sec":[4,6,0],
"functions.html":[10,0],
"functions_vars.html":[10,1],
"group__Core__Register__gr.html":[8,5],
@@ -39,24 +39,24 @@ var NAVTREEINDEX0 =
"group__Core__Register__gr.html#gad6d7eca9ddd1d9072dd7b020cfe64905":[8,5,8],
"group__Core__Register__gr.html#gaeb8e5f7564a8ea23678fe3c987b04013":[8,5,1],
"group__Core__Register__gr.html#gaf39856ca50fc88cf459031b44eb2521c":[8,5,11],
-"group__Dcache__functions__m7.html":[8,13,1],
-"group__Dcache__functions__m7.html#ga1b741def9e3b2ca97dc9ea49b8ce505c":[8,13,1,2],
-"group__Dcache__functions__m7.html#ga503ef7ef58c0773defd15a82f6336c09":[8,13,1,7],
-"group__Dcache__functions__m7.html#ga55583e3065c6eabca204b8b89b121c4c":[8,13,1,0],
-"group__Dcache__functions__m7.html#ga630131b2572eaa16b569ed364dfc895e":[8,13,1,3],
-"group__Dcache__functions__m7.html#ga63aa640d9006021a796a5dcf9c7180b6":[8,13,1,5],
-"group__Dcache__functions__m7.html#ga6468170f90d270caab8116e7a4f0b5fe":[8,13,1,4],
-"group__Dcache__functions__m7.html#ga696fadbf7b9cc71dad42fab61873a40d":[8,13,1,1],
-"group__Dcache__functions__m7.html#gace2d30db08887d0bdb818b8a785a5ce6":[8,13,1,6],
-"group__ITM__Debug__gr.html":[8,11],
-"group__ITM__Debug__gr.html#ga12e68e55a7badc271b948d6c7230b2a8":[8,11,3],
-"group__ITM__Debug__gr.html#ga37b8f41cae703b5ff6947e271065558c":[8,11,1],
-"group__ITM__Debug__gr.html#ga7f9bbabd9756d1a7eafb2d9bf27e0535":[8,11,0],
-"group__ITM__Debug__gr.html#gaaa7c716331f74d644bf6bf25cd3392d1":[8,11,2],
-"group__Icache__functions__m7.html":[8,13,0],
-"group__Icache__functions__m7.html#ga50d373a785edd782c5de5a3b55e30ff3":[8,13,0,2],
-"group__Icache__functions__m7.html#gaba757390852f95b3ac2d8638c717d8d8":[8,13,0,0],
-"group__Icache__functions__m7.html#gaf9e7c6c8e16ada1f95e5bf5a03505b68":[8,13,0,1],
+"group__Dcache__functions__m7.html":[8,14,1],
+"group__Dcache__functions__m7.html#ga1b741def9e3b2ca97dc9ea49b8ce505c":[8,14,1,2],
+"group__Dcache__functions__m7.html#ga503ef7ef58c0773defd15a82f6336c09":[8,14,1,7],
+"group__Dcache__functions__m7.html#ga55583e3065c6eabca204b8b89b121c4c":[8,14,1,0],
+"group__Dcache__functions__m7.html#ga630131b2572eaa16b569ed364dfc895e":[8,14,1,3],
+"group__Dcache__functions__m7.html#ga63aa640d9006021a796a5dcf9c7180b6":[8,14,1,5],
+"group__Dcache__functions__m7.html#ga6468170f90d270caab8116e7a4f0b5fe":[8,14,1,4],
+"group__Dcache__functions__m7.html#ga696fadbf7b9cc71dad42fab61873a40d":[8,14,1,1],
+"group__Dcache__functions__m7.html#gace2d30db08887d0bdb818b8a785a5ce6":[8,14,1,6],
+"group__ITM__Debug__gr.html":[8,12],
+"group__ITM__Debug__gr.html#ga12e68e55a7badc271b948d6c7230b2a8":[8,12,3],
+"group__ITM__Debug__gr.html#ga37b8f41cae703b5ff6947e271065558c":[8,12,1],
+"group__ITM__Debug__gr.html#ga7f9bbabd9756d1a7eafb2d9bf27e0535":[8,12,0],
+"group__ITM__Debug__gr.html#gaaa7c716331f74d644bf6bf25cd3392d1":[8,12,2],
+"group__Icache__functions__m7.html":[8,14,0],
+"group__Icache__functions__m7.html#ga50d373a785edd782c5de5a3b55e30ff3":[8,14,0,2],
+"group__Icache__functions__m7.html#gaba757390852f95b3ac2d8638c717d8d8":[8,14,0,0],
+"group__Icache__functions__m7.html#gaf9e7c6c8e16ada1f95e5bf5a03505b68":[8,14,0,1],
"group__NVIC__gr.html":[8,4],
"group__NVIC__gr.html#ga0688c59605b119c53c71b2505ab23eb5":[8,4,8],
"group__NVIC__gr.html#ga1b47d17e90b6a03e7bd1ec6a0d549b46":[8,4,21],
@@ -92,60 +92,68 @@ var NAVTREEINDEX0 =
"group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa62e040960b4beb6cba107e4703c12d2":[8,4,2,10],
"group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85":[8,4,2,1],
"group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30":[8,4,2,0],
-"group__SysTick__gr.html":[8,10],
-"group__SysTick__gr.html#gabe47de40e9b0ad465b752297a9d9f427":[8,10,0],
-"group__cache__functions__m7.html":[8,13],
+"group__SysTick__gr.html":[8,11],
+"group__SysTick__gr.html#gabe47de40e9b0ad465b752297a9d9f427":[8,11,0],
+"group__cache__functions__m7.html":[8,14],
"group__compiler__conntrol__gr.html":[8,1],
"group__compiler__conntrol__gr.html#ga0c58caa5a273e2c21924509a45f8b849":[8,1,0],
+"group__compiler__conntrol__gr.html#ga1002e751427b1189f92787d4e4eef965":[8,1,8],
"group__compiler__conntrol__gr.html#ga1378040bcf22428955c6e3ce9c2053cd":[8,1,6],
-"group__compiler__conntrol__gr.html#ga153a4a31b276a9758959580538720a51":[8,1,8],
-"group__compiler__conntrol__gr.html#ga254322c344d954c9f829719a50a88e87":[8,1,15],
-"group__compiler__conntrol__gr.html#ga27fd2ec6767ca1ab66d36b5cc0103268":[8,1,14],
-"group__compiler__conntrol__gr.html#ga3e40e4c553fc11588f7a4c2a19e789e0":[8,1,17],
+"group__compiler__conntrol__gr.html#ga153a4a31b276a9758959580538720a51":[8,1,10],
+"group__compiler__conntrol__gr.html#ga254322c344d954c9f829719a50a88e87":[8,1,21],
+"group__compiler__conntrol__gr.html#ga27fd2ec6767ca1ab66d36b5cc0103268":[8,1,20],
+"group__compiler__conntrol__gr.html#ga378ac21329d33f561f90265eef89f564":[8,1,14],
+"group__compiler__conntrol__gr.html#ga3e40e4c553fc11588f7a4c2a19e789e0":[8,1,23],
"group__compiler__conntrol__gr.html#ga43ab3e79ec5ecb615f1f2f6e83e7d48a":[8,1,2],
"group__compiler__conntrol__gr.html#ga43e1af8bedda108dfc4f8584e6b278a2":[8,1,3],
-"group__compiler__conntrol__gr.html#ga4dbb70fab85207c27b581ecb6532b314":[8,1,10],
+"group__compiler__conntrol__gr.html#ga4dbb70fab85207c27b581ecb6532b314":[8,1,12],
+"group__compiler__conntrol__gr.html#ga4f65c96effa79fbd610fea43ee7d745b":[8,1,25],
+"group__compiler__conntrol__gr.html#ga6f053389e2958b5a239a54d4e4047bf5":[8,1,7],
+"group__compiler__conntrol__gr.html#ga72db8b026c5e100254080fefabd9fd88":[8,1,13],
+"group__compiler__conntrol__gr.html#ga84b0bad4aa39632d3faea46aa1e102a8":[8,1,15],
"group__compiler__conntrol__gr.html#ga8be4ebde5d4dd91b161d206545ce59aa":[8,1,1],
"group__compiler__conntrol__gr.html#gab3f1284f4cdc6c5e5c9c9d4b8ec29b2a":[8,1,4],
-"group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c":[8,1,11],
-"group__compiler__conntrol__gr.html#gabb2180285c417aa9120a360c51f64b4b":[8,1,16],
-"group__compiler__conntrol__gr.html#gabe8693a7200e573101551d49a1772fb9":[8,1,12],
-"group__compiler__conntrol__gr.html#gabe8996d3d985ee1529475443cc635bf1":[8,1,9],
-"group__compiler__conntrol__gr.html#gac607bf387b29162be6a9b77fc7999539":[8,1,18],
+"group__compiler__conntrol__gr.html#gab904513442afdf77d4f8c74f23cbb040":[8,1,16],
+"group__compiler__conntrol__gr.html#gab94ebeb20055f1848d7b707d3c7cfc5d":[8,1,24],
+"group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c":[8,1,17],
+"group__compiler__conntrol__gr.html#gabb2180285c417aa9120a360c51f64b4b":[8,1,22],
+"group__compiler__conntrol__gr.html#gabe8693a7200e573101551d49a1772fb9":[8,1,18],
+"group__compiler__conntrol__gr.html#gabe8996d3d985ee1529475443cc635bf1":[8,1,11],
+"group__compiler__conntrol__gr.html#gac607bf387b29162be6a9b77fc7999539":[8,1,26],
"group__compiler__conntrol__gr.html#gad424c7143edd08c982dddad0ff65f4cd":[8,1,5],
-"group__compiler__conntrol__gr.html#gadb9cd73446f7e11e92383cd327a23407":[8,1,13],
-"group__compiler__conntrol__gr.html#gade2d8d7118f8ff49547f60aa0c3382bb":[8,1,7],
-"group__context__trustzone__functions.html":[8,12,4],
-"group__context__trustzone__functions.html#ga4748f6bcdd5fed279ac5a6cd7eca2689":[8,12,4,3],
-"group__context__trustzone__functions.html#ga926e2ec472535a6d2b8125be1a79e3c0":[8,12,4,2],
-"group__context__trustzone__functions.html#gac106570f4905f82922fd335aeb08a1bf":[8,12,4,4],
-"group__context__trustzone__functions.html#gac84f678fbe974f8b02c683e0b8046524":[8,12,4,1],
-"group__context__trustzone__functions.html#gacd016f166bee549a0d3e970132e64a90":[8,12,4,0],
-"group__coreregister__trustzone__functions.html":[8,12,0],
-"group__coreregister__trustzone__functions.html#ga27bf1f88e794c30808ee73a29d46e358":[8,12,0,1],
-"group__coreregister__trustzone__functions.html#ga3eb150204e6d389d5b49065179b9cde5":[8,12,0,10],
-"group__coreregister__trustzone__functions.html#ga40ff8336c6d09af6da1081d4e4adc126":[8,12,0,6],
-"group__coreregister__trustzone__functions.html#ga41c3ac2d9af23c40647c053ad7d564e7":[8,12,0,12],
-"group__coreregister__trustzone__functions.html#ga4f0912db7bc65439d23817c1d372a7a4":[8,12,0,11],
-"group__coreregister__trustzone__functions.html#ga578b41087f207e1a475daae6cc8a28dc":[8,12,0,2],
-"group__coreregister__trustzone__functions.html#ga5da646ec291b6a183f38497ce92be51c":[8,12,0,7],
-"group__coreregister__trustzone__functions.html#ga624509c924d2583f0d4dca6ab270f051":[8,12,0,0],
-"group__coreregister__trustzone__functions.html#ga6686c2ab5756b5049fad1644e89b3340":[8,12,0,14],
-"group__coreregister__trustzone__functions.html#ga7cc3271c79e619f8838e8767df3cb509":[8,12,0,5],
-"group__coreregister__trustzone__functions.html#ga81e0995ee0fd2a9dcd9e9681bc22c76f":[8,12,0,16],
-"group__coreregister__trustzone__functions.html#ga92c187f0b4d53627b59e0fd0bda0b0df":[8,12,0,9],
-"group__coreregister__trustzone__functions.html#gaaaf2aaf904b25ed17fd3e5e63f8e029b":[8,12,0,8],
-"group__coreregister__trustzone__functions.html#gab3aa15eb4f352e230b9f7a3e8856a9e9":[8,12,0,3],
-"group__coreregister__trustzone__functions.html#gab7263167cb006aeeb04b68e579dae015":[8,12,0,17],
-"group__coreregister__trustzone__functions.html#gad2013f4d4311d6db253594a12d192617":[8,12,0,13],
-"group__coreregister__trustzone__functions.html#gada00853d3e49fa8d21f375c53d28fa51":[8,12,0,4],
-"group__coreregister__trustzone__functions.html#gaea8db21c00cfa4144ee74dc65dbd7580":[8,12,0,15],
+"group__compiler__conntrol__gr.html#gadb9cd73446f7e11e92383cd327a23407":[8,1,19],
+"group__compiler__conntrol__gr.html#gade2d8d7118f8ff49547f60aa0c3382bb":[8,1,9],
+"group__context__trustzone__functions.html":[8,13,4],
+"group__context__trustzone__functions.html#ga4748f6bcdd5fed279ac5a6cd7eca2689":[8,13,4,3],
+"group__context__trustzone__functions.html#ga926e2ec472535a6d2b8125be1a79e3c0":[8,13,4,2],
+"group__context__trustzone__functions.html#gac106570f4905f82922fd335aeb08a1bf":[8,13,4,4],
+"group__context__trustzone__functions.html#gac84f678fbe974f8b02c683e0b8046524":[8,13,4,1],
+"group__context__trustzone__functions.html#gacd016f166bee549a0d3e970132e64a90":[8,13,4,0],
+"group__coreregister__trustzone__functions.html":[8,13,0],
+"group__coreregister__trustzone__functions.html#ga27bf1f88e794c30808ee73a29d46e358":[8,13,0,1],
+"group__coreregister__trustzone__functions.html#ga3eb150204e6d389d5b49065179b9cde5":[8,13,0,10],
+"group__coreregister__trustzone__functions.html#ga40ff8336c6d09af6da1081d4e4adc126":[8,13,0,6],
+"group__coreregister__trustzone__functions.html#ga41c3ac2d9af23c40647c053ad7d564e7":[8,13,0,12],
+"group__coreregister__trustzone__functions.html#ga4f0912db7bc65439d23817c1d372a7a4":[8,13,0,11],
+"group__coreregister__trustzone__functions.html#ga578b41087f207e1a475daae6cc8a28dc":[8,13,0,2],
+"group__coreregister__trustzone__functions.html#ga5da646ec291b6a183f38497ce92be51c":[8,13,0,7],
+"group__coreregister__trustzone__functions.html#ga624509c924d2583f0d4dca6ab270f051":[8,13,0,0],
+"group__coreregister__trustzone__functions.html#ga6686c2ab5756b5049fad1644e89b3340":[8,13,0,14],
+"group__coreregister__trustzone__functions.html#ga7cc3271c79e619f8838e8767df3cb509":[8,13,0,5],
+"group__coreregister__trustzone__functions.html#ga81e0995ee0fd2a9dcd9e9681bc22c76f":[8,13,0,16],
+"group__coreregister__trustzone__functions.html#ga92c187f0b4d53627b59e0fd0bda0b0df":[8,13,0,9],
+"group__coreregister__trustzone__functions.html#gaaaf2aaf904b25ed17fd3e5e63f8e029b":[8,13,0,8],
+"group__coreregister__trustzone__functions.html#gab3aa15eb4f352e230b9f7a3e8856a9e9":[8,13,0,3],
+"group__coreregister__trustzone__functions.html#gab7263167cb006aeeb04b68e579dae015":[8,13,0,17],
+"group__coreregister__trustzone__functions.html#gad2013f4d4311d6db253594a12d192617":[8,13,0,13],
+"group__coreregister__trustzone__functions.html#gada00853d3e49fa8d21f375c53d28fa51":[8,13,0,4],
+"group__coreregister__trustzone__functions.html#gaea8db21c00cfa4144ee74dc65dbd7580":[8,13,0,15],
"group__fpu__functions.html":[8,8],
"group__fpu__functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756":[8,8,0],
"group__intrinsic__CPU__gr.html":[8,6],
"group__intrinsic__CPU__gr.html#ga047c3bebca3d0ae348ab8370a046301d":[8,6,31],
"group__intrinsic__CPU__gr.html#ga0a354bdf71caa52f081a4a54e84c8d2a":[8,6,35],
-"group__intrinsic__CPU__gr.html#ga1ec006e6d79063363cb0c2a2e0b3adbe":[8,6,22],
+"group__intrinsic__CPU__gr.html#ga211618c03a0bf3264a7b22ad626d4f0a":[8,6,22],
"group__intrinsic__CPU__gr.html#ga22a24f416b65c2f5a82d9f1162d9394d":[8,6,6],
"group__intrinsic__CPU__gr.html#ga25691650de536f9b248b15f6dc4a3e70":[8,6,32],
"group__intrinsic__CPU__gr.html#ga263b9b2d9c06d731022873acddb6aa3f":[8,6,7],
@@ -241,13 +249,5 @@ var NAVTREEINDEX0 =
"group__intrinsic__SIMD__gr.html#gae83a53ec04b496304bed6d9fe8f7461b":[8,7,3],
"group__intrinsic__SIMD__gr.html#gaea60757232f740ec6b09980eebb614ff":[8,7,28],
"group__intrinsic__SIMD__gr.html#gaee6390f86965cb662500f690b0012092":[8,7,30],
-"group__intrinsic__SIMD__gr.html#gaefb8ebf3a54e197464da1ff69a44f4b5":[8,7,0],
-"group__intrinsic__SIMD__gr.html#gaf2f5a9132dcfc6d01d34cd971c425713":[8,7,4],
-"group__intrinsic__SIMD__gr.html#gaf4350af7f2030c36f43b2c104a9d16cd":[8,7,24],
-"group__intrinsic__SIMD__gr.html#gaf5448e591fe49161b6759b48aecb08fe":[8,7,13],
-"group__intrinsic__SIMD__gr.html#gafa9af218db3934a692fb06fa728d8031":[8,7,49],
-"group__intrinsic__SIMD__gr.html#gafadbd89c36b5addcf1ca10dd392db3e9":[8,7,17],
-"group__intrinsic__SIMD__gr.html#gafd8fe4a6d87e947caa81a69ec36c1666":[8,7,1],
-"group__mpu__defines.html":[8,9,0],
-"group__mpu__defines.html#ga71d41084e984be70a23cb640fd89d1e2":[8,9,0,0]
+"group__intrinsic__SIMD__gr.html#gaefb8ebf3a54e197464da1ff69a44f4b5":[8,7,0]
};
diff --git a/docs/Core/html/navtreeindex1.js b/docs/Core/html/navtreeindex1.js
index fc2b69d..92566bc 100644
--- a/docs/Core/html/navtreeindex1.js
+++ b/docs/Core/html/navtreeindex1.js
@@ -1,54 +1,91 @@
var NAVTREEINDEX1 =
{
+"group__intrinsic__SIMD__gr.html#gaf2f5a9132dcfc6d01d34cd971c425713":[8,7,4],
+"group__intrinsic__SIMD__gr.html#gaf4350af7f2030c36f43b2c104a9d16cd":[8,7,24],
+"group__intrinsic__SIMD__gr.html#gaf5448e591fe49161b6759b48aecb08fe":[8,7,13],
+"group__intrinsic__SIMD__gr.html#gafa9af218db3934a692fb06fa728d8031":[8,7,49],
+"group__intrinsic__SIMD__gr.html#gafadbd89c36b5addcf1ca10dd392db3e9":[8,7,17],
+"group__intrinsic__SIMD__gr.html#gafd8fe4a6d87e947caa81a69ec36c1666":[8,7,1],
+"group__mpu8__functions.html":[8,10],
+"group__mpu8__functions.html#ga01fa1151c9ec0ba5de76f908c0999316":[8,10,17],
+"group__mpu8__functions.html#ga03266f9660485693eb1baec6ba255ab2":[8,10,9],
+"group__mpu8__functions.html#ga1799413f08a157d636a1491371c15ce2":[8,10,28],
+"group__mpu8__functions.html#ga2c465cc9429b8233bcb9cd7cbef0e54c":[8,10,2],
+"group__mpu8__functions.html#ga389f9b6049d176bc83f9964d3259b712":[8,10,19],
+"group__mpu8__functions.html#ga3d0f688198289f72264f73cf72a742e8":[8,10,13],
+"group__mpu8__functions.html#ga3d50ba8546252bea959e45c8fdf16993":[8,10,31],
+"group__mpu8__functions.html#ga496bcd6a2bbd038d8935049fec9d0fda":[8,10,4],
+"group__mpu8__functions.html#ga5100a150a755902af2455a455a329ef9":[8,10,27],
+"group__mpu8__functions.html#ga5866c75d6deb9148a1e9af6337eec50a":[8,10,21],
+"group__mpu8__functions.html#ga5a3f40314553baccdeea551f86d9a997":[8,10,20],
+"group__mpu8__functions.html#ga61814eba4652a0fdfb76bbe222086327":[8,10,18],
+"group__mpu8__functions.html#ga6d7f220015c070c0e469948c1775ee3d":[8,10,29],
+"group__mpu8__functions.html#ga6e08ae44fab85e03fea96ae6a5fcdfb0":[8,10,5],
+"group__mpu8__functions.html#ga73c70127f24f34781ad463cbe51d8f6b":[8,10,12],
+"group__mpu8__functions.html#ga7566931ca9bb9f22d213a67ec5f8c745":[8,10,30],
+"group__mpu8__functions.html#ga7f8c6e09be98067d613e4df1832c543d":[8,10,23],
+"group__mpu8__functions.html#ga81b2aa3fb55cdd5feadff02da10d391b":[8,10,1],
+"group__mpu8__functions.html#ga9dcb0afddf4ac351f33f3c7a5169c62c":[8,10,15],
+"group__mpu8__functions.html#gab4bfac6284dc050dc6fa6aeb8e954c2c":[8,10,3],
+"group__mpu8__functions.html#gab5b3c0a53d19c09a5550f1d9071ae65c":[8,10,26],
+"group__mpu8__functions.html#gab6094419f2abd678f1f3b121cd115049":[8,10,24],
+"group__mpu8__functions.html#gabfa9ae279357044cf5b74e77af22a686":[8,10,6],
+"group__mpu8__functions.html#gac1a949403bf84eecaf407003fb553ae7":[8,10,25],
+"group__mpu8__functions.html#gac2f1c567950e3785d75773362b525390":[8,10,8],
+"group__mpu8__functions.html#gac4fddbdb9e1350bce6906de33c1fd500":[8,10,14],
+"group__mpu8__functions.html#gac526bc5bfcf048ce57a44c0c0cdadbe4":[8,10,16],
+"group__mpu8__functions.html#gaca76614e3091c7324aa9d60e634621bf":[8,10,22],
+"group__mpu8__functions.html#gadcc9977aabb4dc7177d30cbbac1b53d1":[8,10,7],
+"group__mpu8__functions.html#gaeaaa071276ba7956944e6c3dc05d677e":[8,10,11],
+"group__mpu8__functions.html#gafe39c2f98058bcac7e7e0501e64e7a9d":[8,10,10],
+"group__mpu__defines.html":[8,9,0],
+"group__mpu__defines.html#ga71d41084e984be70a23cb640fd89d1e2":[8,9,0,0],
"group__mpu__defines.html#gab23596306119e7831847bd9683de3934":[8,9,0,2],
"group__mpu__defines.html#gabc4788126d7798469cb862a08d3050cc":[8,9,0,1],
"group__mpu__defines.html#gadb0a92c0928c113120567e85ff1ba05c":[8,9,0,3],
"group__mpu__functions.html":[8,9],
-"group__mpu__functions.html#ga042ba1a6a1a58795231459ac0410b809":[8,9,11],
-"group__mpu__functions.html#ga16931f9ad84d7289e8218e169ae6db5d":[8,9,10],
+"group__mpu__functions.html#ga042ba1a6a1a58795231459ac0410b809":[8,9,12],
+"group__mpu__functions.html#ga16931f9ad84d7289e8218e169ae6db5d":[8,9,11],
"group__mpu__functions.html#ga31406efd492ec9a091a70ffa2d8a42fb":[8,9,8],
"group__mpu__functions.html#ga332ed5f8969dd4df6b61c6ae32ec36dc":[8,9,4],
"group__mpu__functions.html#ga3fead12dc24a6d00ad53f55a042486ca":[8,9,5],
"group__mpu__functions.html#ga7cbc0a4a066ed90e85c8176228235d57":[8,9,7],
"group__mpu__functions.html#ga96b93785c92e2dbcb3a2356c25bf2adc":[8,9,3],
"group__mpu__functions.html#ga9dcb0afddf4ac351f33f3c7a5169c62c":[8,9,6],
+"group__mpu__functions.html#gac1a949403bf84eecaf407003fb553ae7":[8,9,10],
"group__mpu__functions.html#gafa27b26d5847fa8e465584e376b6078a":[8,9,9],
-"group__nvic__trustzone__functions.html":[8,12,1],
-"group__nvic__trustzone__functions.html#ga0d3b5db0685bd95cc8bd2f7ad0891d39":[8,12,1,10],
-"group__nvic__trustzone__functions.html#ga1bffd79bd6365d83281883b6c4b0f218":[8,12,1,3],
-"group__nvic__trustzone__functions.html#ga2caf0df3603378c436c838138e42059a":[8,12,1,9],
-"group__nvic__trustzone__functions.html#ga3b30f8b602b593a806617b671a50731a":[8,12,1,0],
-"group__nvic__trustzone__functions.html#ga57d2a6736704c4a39421ed1a2e7b689b":[8,12,1,4],
-"group__nvic__trustzone__functions.html#gab85bd0d55d746caf0e414be5284afe24":[8,12,1,5],
-"group__nvic__trustzone__functions.html#gabc58593dea7803c1f1e1ed3b098f497c":[8,12,1,1],
-"group__nvic__trustzone__functions.html#gaccbc9aa0eacf4d4c3d3046edb9e02edd":[8,12,1,8],
-"group__nvic__trustzone__functions.html#gade6a8784339946fdd50575d7e65a3268":[8,12,1,6],
-"group__nvic__trustzone__functions.html#gaedea4c16dd4a0b792c7e9d1da4c49295":[8,12,1,2],
-"group__nvic__trustzone__functions.html#gaf5f578628bc8b7154b29577f6f6a87fd":[8,12,1,7],
+"group__nvic__trustzone__functions.html":[8,13,1],
+"group__nvic__trustzone__functions.html#ga0d3b5db0685bd95cc8bd2f7ad0891d39":[8,13,1,10],
+"group__nvic__trustzone__functions.html#ga1bffd79bd6365d83281883b6c4b0f218":[8,13,1,3],
+"group__nvic__trustzone__functions.html#ga2caf0df3603378c436c838138e42059a":[8,13,1,9],
+"group__nvic__trustzone__functions.html#ga3b30f8b602b593a806617b671a50731a":[8,13,1,0],
+"group__nvic__trustzone__functions.html#ga57d2a6736704c4a39421ed1a2e7b689b":[8,13,1,4],
+"group__nvic__trustzone__functions.html#gab85bd0d55d746caf0e414be5284afe24":[8,13,1,5],
+"group__nvic__trustzone__functions.html#gabc58593dea7803c1f1e1ed3b098f497c":[8,13,1,1],
+"group__nvic__trustzone__functions.html#gaccbc9aa0eacf4d4c3d3046edb9e02edd":[8,13,1,8],
+"group__nvic__trustzone__functions.html#gade6a8784339946fdd50575d7e65a3268":[8,13,1,6],
+"group__nvic__trustzone__functions.html#gaedea4c16dd4a0b792c7e9d1da4c49295":[8,13,1,2],
+"group__nvic__trustzone__functions.html#gaf5f578628bc8b7154b29577f6f6a87fd":[8,13,1,7],
"group__peripheral__gr.html":[8,2],
"group__peripheral__gr.html#ga139b6e261c981f014f386927ca4a8444":[8,2,0],
"group__peripheral__gr.html#ga286e3b913dbd236c7f48ea70c8821f4e":[8,2,1],
-"group__sau__trustzone__functions.html":[8,12,3],
-"group__sau__trustzone__functions.html#ga187377409289e34838225ce801fb102c":[8,12,3,1],
-"group__sau__trustzone__functions.html#ga42e201cea0a4b09f588a28b751f726fb":[8,12,3,0],
-"group__sau__trustzone__functions.html#ga6093bc5939ea8924fbcfdffb8f0553f1":[8,12,3,2],
+"group__sau__trustzone__functions.html":[8,13,3],
+"group__sau__trustzone__functions.html#ga187377409289e34838225ce801fb102c":[8,13,3,1],
+"group__sau__trustzone__functions.html#ga42e201cea0a4b09f588a28b751f726fb":[8,13,3,0],
+"group__sau__trustzone__functions.html#ga6093bc5939ea8924fbcfdffb8f0553f1":[8,13,3,2],
"group__system__init__gr.html":[8,3],
"group__system__init__gr.html#ga93f514700ccf00d08dbdcff7f1224eb2":[8,3,1],
"group__system__init__gr.html#gaa3cd3e43291e81e795d642b79b6088e6":[8,3,2],
"group__system__init__gr.html#gae0c36a9591fe6e9c45ecb21a794f0f0f":[8,3,0],
-"group__systick__trustzone__functions.html":[8,12,2],
-"group__systick__trustzone__functions.html#gad18a1b1a6796c652f2b35e728f2e2670":[8,12,2,0],
-"group__trustzone__functions.html":[8,12],
-"group__version__control__depricated__gr.html":[8,0,0],
-"group__version__control__depricated__gr.html#ga2ecc1658e18eb1a0be7959e33b836d05":[8,0,0,1],
-"group__version__control__depricated__gr.html#ga962096f43e0d194f0b79021964c57fbd":[8,0,0,2],
-"group__version__control__depricated__gr.html#gabea7df329b150f620ee42f9d82516241":[8,0,0,0],
+"group__systick__trustzone__functions.html":[8,13,2],
+"group__systick__trustzone__functions.html#gad18a1b1a6796c652f2b35e728f2e2670":[8,13,2,0],
+"group__trustzone__functions.html":[8,13],
"group__version__control__gr.html":[8,0],
-"group__version__control__gr.html#ga22083cbe7f0606cfd538ec12b2e41608":[8,0,3],
-"group__version__control__gr.html#ga39f3d64ff95fb58feccc7639e537ff89":[8,0,1],
-"group__version__control__gr.html#ga63ea62503c88acab19fcf3d5743009e3":[8,0,4],
-"group__version__control__gr.html#ga85987c5fcc1e012d7ac01369ee6ca2b5":[8,0,2],
-"group__version__control__gr.html#gaeaaf66c86e5ae02a0e1fe542cb7f4d8c":[8,0,5],
+"group__version__control__gr.html#ga22083cbe7f0606cfd538ec12b2e41608":[8,0,2],
+"group__version__control__gr.html#ga39f3d64ff95fb58feccc7639e537ff89":[8,0,0],
+"group__version__control__gr.html#ga63ea62503c88acab19fcf3d5743009e3":[8,0,3],
+"group__version__control__gr.html#ga85987c5fcc1e012d7ac01369ee6ca2b5":[8,0,1],
+"group__version__control__gr.html#gaeaaf66c86e5ae02a0e1fe542cb7f4d8c":[8,0,4],
"index.html":[],
"index.html":[0],
"index.html#ARMv8M":[0,0,1],
@@ -57,17 +94,24 @@ var NAVTREEINDEX1 =
"index.html#tested_tools_sec":[0,1],
"modules.html":[8],
"pages.html":[],
-"partition_h_pg.html":[4,6],
-"partition_h_pg.html#sau_ctrlregister_sec":[4,6,0],
-"partition_h_pg.html#sau_interrupttarget_sec":[4,6,3],
-"partition_h_pg.html#sau_regions_sect":[4,6,1],
-"partition_h_pg.html#sau_sleepexception_sec":[4,6,2],
+"partition_h_pg.html":[4,7],
+"partition_h_pg.html#sau_ctrlregister_sec":[4,7,0],
+"partition_h_pg.html#sau_interrupttarget_sec":[4,7,3],
+"partition_h_pg.html#sau_regions_sect":[4,7,1],
+"partition_h_pg.html#sau_sleepexception_sec":[4,7,2],
"regMap_pg.html":[6],
-"startup_s_pg.html":[4,3],
-"startup_s_pg.html#startup_s_sec":[4,3,0],
+"startup_c_pg.html":[4,3],
+"startup_c_pg.html#startup_c_sec":[4,3,0],
+"startup_s_pg.html":[4,4],
+"startup_s_pg.html#startup_s_sec":[4,4,0],
"structARM__MPU__Region__t.html":[8,9,2],
+"structARM__MPU__Region__t.html":[8,10,0],
"structARM__MPU__Region__t.html#a6a3e404b403c8df611f27d902d745d8d":[8,9,2,0],
-"structARM__MPU__Region__t.html#aa5e3c6aeaddbc0c283085dc971dd1a22":[8,9,2,1],
+"structARM__MPU__Region__t.html#a6a3e404b403c8df611f27d902d745d8d":[8,10,0,0],
+"structARM__MPU__Region__t.html#ab5d3a650dbffd0b272bf7df5b140e8a8":[8,10,0,2],
+"structARM__MPU__Region__t.html#ab5d3a650dbffd0b272bf7df5b140e8a8":[8,9,2,2],
+"structARM__MPU__Region__t.html#afe7a7721aa08988d915670efa432cdd2":[8,9,2,1],
+"structARM__MPU__Region__t.html#afe7a7721aa08988d915670efa432cdd2":[8,10,0,1],
"structCoreDebug__Type.html":[9,3],
"structCoreDebug__Type.html#aab3cc92ef07bc1f04b3a3aa6db2c2d55":[9,3,0],
"structCoreDebug__Type.html#ad63554e4650da91a8e79929cbb63db66":[9,3,3],
@@ -205,49 +249,5 @@ var NAVTREEINDEX1 =
"structTPI__Type.html#aaa4c823c10f115f7517c82ef86a5a68d":[9,13,13],
"structTPI__Type.html#aaa573b2e073e76e93c51ecec79c616d0":[9,13,11],
"structTPI__Type.html#ab358319b969d3fed0f89bbe33e9f1652":[9,13,12],
-"structTPI__Type.html#abc0ecda8a5446bc754080276bad77514":[9,13,4],
-"structTPI__Type.html#ac3956fe93987b725d89d3be32738da12":[9,13,15],
-"structTPI__Type.html#ac7bbb92e6231b9b38ac483f7d161a096":[9,13,16],
-"structTPI__Type.html#ad6901bfd8a0089ca7e8a20475cf494a8":[9,13,10],
-"structTPI__Type.html#ad98855854a719bbea33061e71529a472":[9,13,5],
-"structTPI__Type.html#af143c5e8fc9a3b2be2878e9c1f331aa9":[9,13,14],
-"structTPI__Type.html#af8b7d15fa5252b733dd4b11fa1b5730a":[9,13,2],
-"system_c_pg.html":[4,4],
-"system_c_pg.html#system_Device_h_sec":[4,4,1],
-"system_c_pg.html#system_Device_sec":[4,4,0],
-"templates_pg.html":[4],
-"templates_pg.html#CMSIS_Processor_files":[4,0],
-"templates_pg.html#device_examples":[4,1],
-"templates_pg.html#template_files_sec":[4,2],
-"unionAPSR__Type.html":[9,0],
-"unionAPSR__Type.html#a22d10913489d24ab08bd83457daa88de":[9,0,4],
-"unionAPSR__Type.html#a3b04d58738b66a28ff13f23d8b0ba7e5":[9,0,7],
-"unionAPSR__Type.html#a7dbc79a057ded4b11ca5323fc2d5ab14":[9,0,1],
-"unionAPSR__Type.html#a7e7bbba9b00b0bb3283dc07f1abe37e0":[9,0,3],
-"unionAPSR__Type.html#a8004d224aacb78ca37774c35f9156e7e":[9,0,5],
-"unionAPSR__Type.html#a86e2c5b891ecef1ab55b1edac0da79a6":[9,0,2],
-"unionAPSR__Type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94":[9,0,6],
-"unionAPSR__Type.html#afbce95646fd514c10aa85ec0a33db728":[9,0,0],
-"unionCONTROL__Type.html":[9,2],
-"unionCONTROL__Type.html#a35c1732cf153b7b5c4bd321cf1de9605":[9,2,3],
-"unionCONTROL__Type.html#a6b642cca3d96da660b1198c133ca2a1f":[9,2,5],
-"unionCONTROL__Type.html#a8cc085fea1c50a8bd9adea63931ee8e2":[9,2,4],
-"unionCONTROL__Type.html#ac62cfff08e6f055e0101785bad7094cd":[9,2,2],
-"unionCONTROL__Type.html#adc6a38ab2980d0e9577b5a871da14eb9":[9,2,1],
-"unionCONTROL__Type.html#af8c314273a1e4970a5671bd7f8184f50":[9,2,0],
-"unionIPSR__Type.html":[9,6],
-"unionIPSR__Type.html#a4adca999d3a0bc1ae682d73ea7cfa879":[9,6,3],
-"unionIPSR__Type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5":[9,6,2],
-"unionIPSR__Type.html#ad2eb0a06de4f03f58874a727716aa9aa":[9,6,0],
-"unionIPSR__Type.html#add0d6497bd50c25569ea22b48a03ec50":[9,6,1],
-"unionxPSR__Type.html":[9,14],
-"unionxPSR__Type.html#a1a47176768f45f79076c4f5b1b534bc2":[9,14,9],
-"unionxPSR__Type.html#a1e5d9801013d5146f2e02d9b7b3da562":[9,14,10],
-"unionxPSR__Type.html#a2db9a52f6d42809627d1a7a607c5dbc5":[9,14,5],
-"unionxPSR__Type.html#a3200966922a194d84425e2807a7f1328":[9,14,4],
-"unionxPSR__Type.html#a3b1063bb5cdad67e037cba993b693b70":[9,14,1],
-"unionxPSR__Type.html#a3e9120dcf1a829fc8d2302b4d0673970":[9,14,3],
-"unionxPSR__Type.html#a40213a6b5620410cac83b0d89564609d":[9,14,2],
-"unionxPSR__Type.html#a7eed9fe24ae8d354cd76ae1c1110a658":[9,14,7],
-"unionxPSR__Type.html#add7cbd2b0abd8954d62cd7831796ac7c":[9,14,6]
+"structTPI__Type.html#abc0ecda8a5446bc754080276bad77514":[9,13,4]
};
diff --git a/docs/Core/html/navtreeindex2.js b/docs/Core/html/navtreeindex2.js
index 8ae60f4..6fa9206 100644
--- a/docs/Core/html/navtreeindex2.js
+++ b/docs/Core/html/navtreeindex2.js
@@ -1,5 +1,49 @@
var NAVTREEINDEX2 =
{
+"structTPI__Type.html#ac3956fe93987b725d89d3be32738da12":[9,13,15],
+"structTPI__Type.html#ac7bbb92e6231b9b38ac483f7d161a096":[9,13,16],
+"structTPI__Type.html#ad6901bfd8a0089ca7e8a20475cf494a8":[9,13,10],
+"structTPI__Type.html#ad98855854a719bbea33061e71529a472":[9,13,5],
+"structTPI__Type.html#af143c5e8fc9a3b2be2878e9c1f331aa9":[9,13,14],
+"structTPI__Type.html#af8b7d15fa5252b733dd4b11fa1b5730a":[9,13,2],
+"system_c_pg.html":[4,5],
+"system_c_pg.html#system_Device_h_sec":[4,5,1],
+"system_c_pg.html#system_Device_sec":[4,5,0],
+"templates_pg.html":[4],
+"templates_pg.html#CMSIS_Processor_files":[4,0],
+"templates_pg.html#device_examples":[4,1],
+"templates_pg.html#template_files_sec":[4,2],
+"unionAPSR__Type.html":[9,0],
+"unionAPSR__Type.html#a22d10913489d24ab08bd83457daa88de":[9,0,4],
+"unionAPSR__Type.html#a3b04d58738b66a28ff13f23d8b0ba7e5":[9,0,7],
+"unionAPSR__Type.html#a7dbc79a057ded4b11ca5323fc2d5ab14":[9,0,1],
+"unionAPSR__Type.html#a7e7bbba9b00b0bb3283dc07f1abe37e0":[9,0,3],
+"unionAPSR__Type.html#a8004d224aacb78ca37774c35f9156e7e":[9,0,5],
+"unionAPSR__Type.html#a86e2c5b891ecef1ab55b1edac0da79a6":[9,0,2],
+"unionAPSR__Type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94":[9,0,6],
+"unionAPSR__Type.html#afbce95646fd514c10aa85ec0a33db728":[9,0,0],
+"unionCONTROL__Type.html":[9,2],
+"unionCONTROL__Type.html#a35c1732cf153b7b5c4bd321cf1de9605":[9,2,3],
+"unionCONTROL__Type.html#a6b642cca3d96da660b1198c133ca2a1f":[9,2,5],
+"unionCONTROL__Type.html#a8cc085fea1c50a8bd9adea63931ee8e2":[9,2,4],
+"unionCONTROL__Type.html#ac62cfff08e6f055e0101785bad7094cd":[9,2,2],
+"unionCONTROL__Type.html#adc6a38ab2980d0e9577b5a871da14eb9":[9,2,1],
+"unionCONTROL__Type.html#af8c314273a1e4970a5671bd7f8184f50":[9,2,0],
+"unionIPSR__Type.html":[9,6],
+"unionIPSR__Type.html#a4adca999d3a0bc1ae682d73ea7cfa879":[9,6,3],
+"unionIPSR__Type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5":[9,6,2],
+"unionIPSR__Type.html#ad2eb0a06de4f03f58874a727716aa9aa":[9,6,0],
+"unionIPSR__Type.html#add0d6497bd50c25569ea22b48a03ec50":[9,6,1],
+"unionxPSR__Type.html":[9,14],
+"unionxPSR__Type.html#a1a47176768f45f79076c4f5b1b534bc2":[9,14,9],
+"unionxPSR__Type.html#a1e5d9801013d5146f2e02d9b7b3da562":[9,14,10],
+"unionxPSR__Type.html#a2db9a52f6d42809627d1a7a607c5dbc5":[9,14,5],
+"unionxPSR__Type.html#a3200966922a194d84425e2807a7f1328":[9,14,4],
+"unionxPSR__Type.html#a3b1063bb5cdad67e037cba993b693b70":[9,14,1],
+"unionxPSR__Type.html#a3e9120dcf1a829fc8d2302b4d0673970":[9,14,3],
+"unionxPSR__Type.html#a40213a6b5620410cac83b0d89564609d":[9,14,2],
+"unionxPSR__Type.html#a7eed9fe24ae8d354cd76ae1c1110a658":[9,14,7],
+"unionxPSR__Type.html#add7cbd2b0abd8954d62cd7831796ac7c":[9,14,6],
"unionxPSR__Type.html#af14df16ea0690070c45b95f2116b7a0a":[9,14,8],
"unionxPSR__Type.html#af438e0f407357e914a70b5bd4d6a97c5":[9,14,0],
"using_ARM_pg.html":[2,2],
diff --git a/docs/Core/html/pages.html b/docs/Core/html/pages.html
index 46722d2..2c60aa3 100644
--- a/docs/Core/html/pages.html
+++ b/docs/Core/html/pages.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -120,13 +120,14 @@ $(document).ready(function(){initNavTree('pages.html','');});
<tr id="row_1_2_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="using_ARM_pg.html" target="_self">Using CMSIS with generic Arm Processors</a></td><td class="desc"></td></tr>
<tr id="row_2_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="using_TrustZone_pg.html" target="_self">Using TrustZone for Armv8-M</a></td><td class="desc"></td></tr>
<tr id="row_3_" class="even"><td class="entry"><img id="arr_3_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('3_')"/><a class="el" href="templates_pg.html" target="_self">CMSIS-Core Device Templates</a></td><td class="desc"></td></tr>
-<tr id="row_3_0_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="startup_s_pg.html" target="_self">Startup File startup_&lt;device&gt;.s</a></td><td class="desc"></td></tr>
-<tr id="row_3_1_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="system_c_pg.html" target="_self">System Configuration Files system_&lt;device&gt;.c and system_&lt;device&gt;.h</a></td><td class="desc"></td></tr>
-<tr id="row_3_2_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="device_h_pg.html" target="_self">Device Header File &lt;device.h&gt;</a></td><td class="desc"></td></tr>
-<tr id="row_3_3_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="partition_h_pg.html" target="_self">System Partition Header File partition_&lt;device&gt;.h</a></td><td class="desc"></td></tr>
-<tr id="row_4_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="coreMISRA_Exceptions_pg.html" target="_self">MISRA-C Deviations</a></td><td class="desc"></td></tr>
-<tr id="row_5_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="regMap_pg.html" target="_self">Register Mapping</a></td><td class="desc"></td></tr>
-<tr id="row_6_"><td class="entry"><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="deprecated.html" target="_self">Deprecated List</a></td><td class="desc"></td></tr>
+<tr id="row_3_0_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="startup_c_pg.html" target="_self">Startup File startup_&lt;device&gt;.c</a></td><td class="desc"></td></tr>
+<tr id="row_3_1_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="startup_s_pg.html" target="_self">Startup File startup_&lt;device&gt;.s (deprecated)</a></td><td class="desc"></td></tr>
+<tr id="row_3_2_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="system_c_pg.html" target="_self">System Configuration Files system_&lt;device&gt;.c and system_&lt;device&gt;.h</a></td><td class="desc"></td></tr>
+<tr id="row_3_3_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="device_h_pg.html" target="_self">Device Header File &lt;device.h&gt;</a></td><td class="desc"></td></tr>
+<tr id="row_3_4_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="partition_h_pg.html" target="_self">System Partition Header File partition_&lt;device&gt;.h</a></td><td class="desc"></td></tr>
+<tr id="row_4_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="coreMISRA_Exceptions_pg.html" target="_self">MISRA-C Deviations</a></td><td class="desc"></td></tr>
+<tr id="row_5_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="regMap_pg.html" target="_self">Register Mapping</a></td><td class="desc"></td></tr>
+<tr id="row_6_" class="even"><td class="entry"><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="deprecated.html" target="_self">Deprecated List</a></td><td class="desc"></td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
@@ -134,7 +135,7 @@ $(document).ready(function(){initNavTree('pages.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/partition_h_pg.html b/docs/Core/html/partition_h_pg.html
index f41a311..2d9760d 100644
--- a/docs/Core/html/partition_h_pg.html
+++ b/docs/Core/html/partition_h_pg.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -265,7 +265,7 @@ Configuration of Interrupt Target settings</h1>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="templates_pg.html">CMSIS-Core Device Templates</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/regMap_pg.html b/docs/Core/html/regMap_pg.html
index a53a4a6..13baf1b 100644
--- a/docs/Core/html/regMap_pg.html
+++ b/docs/Core/html/regMap_pg.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -291,7 +291,7 @@ $(document).ready(function(){initNavTree('regMap_pg.html','');});
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/search/all_0.js b/docs/Core/html/search/all_0.js
index 5f1ec35..b514aba 100644
--- a/docs/Core/html/search/all_0.js
+++ b/docs/Core/html/search/all_0.js
@@ -13,6 +13,7 @@ var searchData=
['_5f_5fcm_5fcmsis_5fversion',['__CM_CMSIS_VERSION',['../group__version__control__gr.html#ga39f3d64ff95fb58feccc7639e537ff89',1,'Ref_VersionControl.txt']]],
['_5f_5fcm_5fcmsis_5fversion_5fmain',['__CM_CMSIS_VERSION_MAIN',['../group__version__control__gr.html#ga85987c5fcc1e012d7ac01369ee6ca2b5',1,'Ref_VersionControl.txt']]],
['_5f_5fcm_5fcmsis_5fversion_5fsub',['__CM_CMSIS_VERSION_SUB',['../group__version__control__gr.html#ga22083cbe7f0606cfd538ec12b2e41608',1,'Ref_VersionControl.txt']]],
+ ['_5f_5fcompiler_5fbarrier',['__COMPILER_BARRIER',['../group__compiler__conntrol__gr.html#ga6f053389e2958b5a239a54d4e4047bf5',1,'Ref_CompilerControl.txt']]],
['_5f_5fcortex_5fm',['__CORTEX_M',['../group__version__control__gr.html#ga63ea62503c88acab19fcf3d5743009e3',1,'Ref_VersionControl.txt']]],
['_5f_5fcortex_5fsc',['__CORTEX_SC',['../group__version__control__gr.html#gaeaaf66c86e5ae02a0e1fe542cb7f4d8c',1,'Ref_VersionControl.txt']]],
['_5f_5fdisable_5ffault_5firq',['__disable_fault_irq',['../group__Core__Register__gr.html#ga9d174f979b2f76fdb3228a9b338fd939',1,'Ref_CoreReg.txt']]],
@@ -33,6 +34,7 @@ var searchData=
['_5f_5fget_5fpsp',['__get_PSP',['../group__Core__Register__gr.html#ga914dfa8eff7ca53380dd54cf1d8bebd9',1,'Ref_CoreReg.txt']]],
['_5f_5fget_5fpsplim',['__get_PSPLIM',['../group__Core__Register__gr.html#ga8b226929264e903c7019e326b42bef47',1,'Ref_CoreReg.txt']]],
['_5f_5fget_5fxpsr',['__get_xPSR',['../group__Core__Register__gr.html#ga732e08184154f44a617963cc65ff95bd',1,'Ref_CoreReg.txt']]],
+ ['_5f_5finitial_5fsp',['__INITIAL_SP',['../group__compiler__conntrol__gr.html#ga1002e751427b1189f92787d4e4eef965',1,'Ref_CompilerControl.txt']]],
['_5f_5finline',['__INLINE',['../group__compiler__conntrol__gr.html#gade2d8d7118f8ff49547f60aa0c3382bb',1,'Ref_CompilerControl.txt']]],
['_5f_5fisb',['__ISB',['../group__intrinsic__CPU__gr.html#ga93c09b4709394d81977300d5f84950e5',1,'Ref_cmInstr.txt']]],
['_5f_5flda',['__LDA',['../group__intrinsic__CPU__gr.html#ga22a24f416b65c2f5a82d9f1162d9394d',1,'Ref_cmInstr.txt']]],
@@ -53,6 +55,7 @@ var searchData=
['_5f_5fpacked_5fstruct',['__PACKED_STRUCT',['../group__compiler__conntrol__gr.html#ga4dbb70fab85207c27b581ecb6532b314',1,'Ref_CompilerControl.txt']]],
['_5f_5fpkhbt',['__PKHBT',['../group__intrinsic__SIMD__gr.html#gaefb8ebf3a54e197464da1ff69a44f4b5',1,'Ref_cm4_simd.txt']]],
['_5f_5fpkhtb',['__PKHTB',['../group__intrinsic__SIMD__gr.html#gafd8fe4a6d87e947caa81a69ec36c1666',1,'Ref_cm4_simd.txt']]],
+ ['_5f_5fprogram_5fstart',['__PROGRAM_START',['../group__compiler__conntrol__gr.html#ga72db8b026c5e100254080fefabd9fd88',1,'Ref_CompilerControl.txt']]],
['_5f_5fqadd',['__QADD',['../group__intrinsic__SIMD__gr.html#ga17b873f246c9f5e9355760ffef3dad4a',1,'Ref_cm4_simd.txt']]],
['_5f_5fqadd16',['__QADD16',['../group__intrinsic__SIMD__gr.html#gae83a53ec04b496304bed6d9fe8f7461b',1,'Ref_cm4_simd.txt']]],
['_5f_5fqadd8',['__QADD8',['../group__intrinsic__SIMD__gr.html#gaf2f5a9132dcfc6d01d34cd971c425713',1,'Ref_cm4_simd.txt']]],
@@ -62,9 +65,10 @@ var searchData=
['_5f_5fqsub16',['__QSUB16',['../group__intrinsic__SIMD__gr.html#gad089605c16df9823a2c8aaa37777aae5',1,'Ref_cm4_simd.txt']]],
['_5f_5fqsub8',['__QSUB8',['../group__intrinsic__SIMD__gr.html#ga753493a65493880c28baa82c151a0d61',1,'Ref_cm4_simd.txt']]],
['_5f_5frbit',['__RBIT',['../group__intrinsic__CPU__gr.html#gad6f9f297f6b91a995ee199fbc796b863',1,'Ref_cmInstr.txt']]],
+ ['_5f_5frestrict',['__RESTRICT',['../group__compiler__conntrol__gr.html#ga378ac21329d33f561f90265eef89f564',1,'Ref_CompilerControl.txt']]],
['_5f_5frev',['__REV',['../group__intrinsic__CPU__gr.html#ga4717abc17af5ba29b1e4c055e0a0d9b8',1,'Ref_cmInstr.txt']]],
['_5f_5frev16',['__REV16',['../group__intrinsic__CPU__gr.html#gaeef6f853b6df3a365c838ee5b49a7a26',1,'Ref_cmInstr.txt']]],
- ['_5f_5frevsh',['__REVSH',['../group__intrinsic__CPU__gr.html#ga1ec006e6d79063363cb0c2a2e0b3adbe',1,'Ref_cmInstr.txt']]],
+ ['_5f_5frevsh',['__REVSH',['../group__intrinsic__CPU__gr.html#ga211618c03a0bf3264a7b22ad626d4f0a',1,'Ref_cmInstr.txt']]],
['_5f_5fror',['__ROR',['../group__intrinsic__CPU__gr.html#gaf66beb577bb9d90424c3d1d7f684c024',1,'Ref_cmInstr.txt']]],
['_5f_5frrx',['__RRX',['../group__intrinsic__CPU__gr.html#gac09134f1bf9c49db07282001afcc9380',1,'Ref_cmInstr.txt']]],
['_5f_5fsadd16',['__SADD16',['../group__intrinsic__SIMD__gr.html#gad0bf46373a1c05aabf64517e84be5984',1,'Ref_cm4_simd.txt']]],
@@ -106,6 +110,8 @@ var searchData=
['_5f_5fssax',['__SSAX',['../group__intrinsic__SIMD__gr.html#ga9d3bc5c539f9bd50f7d59ffa37ac6a65',1,'Ref_cm4_simd.txt']]],
['_5f_5fssub16',['__SSUB16',['../group__intrinsic__SIMD__gr.html#ga4262f73be75efbac6b46ab7c71aa6cbc',1,'Ref_cm4_simd.txt']]],
['_5f_5fssub8',['__SSUB8',['../group__intrinsic__SIMD__gr.html#gaba63bb52e1e93fb527e26f3d474da12e',1,'Ref_cm4_simd.txt']]],
+ ['_5f_5fstack_5flimit',['__STACK_LIMIT',['../group__compiler__conntrol__gr.html#ga84b0bad4aa39632d3faea46aa1e102a8',1,'Ref_CompilerControl.txt']]],
+ ['_5f_5fstatic_5fforceinline',['__STATIC_FORCEINLINE',['../group__compiler__conntrol__gr.html#gab904513442afdf77d4f8c74f23cbb040',1,'Ref_CompilerControl.txt']]],
['_5f_5fstatic_5finline',['__STATIC_INLINE',['../group__compiler__conntrol__gr.html#gaba87361bfad2ae52cfe2f40c1a1dbf9c',1,'Ref_CompilerControl.txt']]],
['_5f_5fstl',['__STL',['../group__intrinsic__CPU__gr.html#ga5429d7083fb8d30c43cecd3a861e1672',1,'Ref_cmInstr.txt']]],
['_5f_5fstlb',['__STLB',['../group__intrinsic__CPU__gr.html#gace025d3a1f85d2ab9bae7288838d6bc8',1,'Ref_cmInstr.txt']]],
@@ -169,12 +175,11 @@ var searchData=
['_5f_5fusub8',['__USUB8',['../group__intrinsic__SIMD__gr.html#gacb7257dc3b8e9acbd0ef0e31ff87d4b8',1,'Ref_cm4_simd.txt']]],
['_5f_5fuxtab16',['__UXTAB16',['../group__intrinsic__SIMD__gr.html#gad25ce96db0f17096bbd815f4817faf09',1,'Ref_cm4_simd.txt']]],
['_5f_5fuxtb16',['__UXTB16',['../group__intrinsic__SIMD__gr.html#gab41d713653b16f8d9fef44d14e397228',1,'Ref_cm4_simd.txt']]],
+ ['_5f_5fvector_5ftable',['__VECTOR_TABLE',['../group__compiler__conntrol__gr.html#gab94ebeb20055f1848d7b707d3c7cfc5d',1,'Ref_CompilerControl.txt']]],
+ ['_5f_5fvector_5ftable_5fattribute',['__VECTOR_TABLE_ATTRIBUTE',['../group__compiler__conntrol__gr.html#ga4f65c96effa79fbd610fea43ee7d745b',1,'Ref_CompilerControl.txt']]],
['_5f_5fweak',['__WEAK',['../group__compiler__conntrol__gr.html#gac607bf387b29162be6a9b77fc7999539',1,'Ref_CompilerControl.txt']]],
['_5f_5fwfe',['__WFE',['../group__intrinsic__CPU__gr.html#gad3efec76c3bfa2b8528ded530386c563',1,'Ref_cmInstr.txt']]],
['_5f_5fwfi',['__WFI',['../group__intrinsic__CPU__gr.html#gaed91dfbf3d7d7b7fba8d912fcbeaad88',1,'Ref_cmInstr.txt']]],
- ['_5f_5fxxx_5fcmsis_5fversion',['__XXX_CMSIS_VERSION',['../group__version__control__depricated__gr.html#gabea7df329b150f620ee42f9d82516241',1,'Ref_VersionControl.txt']]],
- ['_5f_5fxxx_5fcmsis_5fversion_5fmain',['__XXX_CMSIS_VERSION_MAIN',['../group__version__control__depricated__gr.html#ga2ecc1658e18eb1a0be7959e33b836d05',1,'Ref_VersionControl.txt']]],
- ['_5f_5fxxx_5fcmsis_5fversion_5fsub',['__XXX_CMSIS_VERSION_SUB',['../group__version__control__depricated__gr.html#ga962096f43e0d194f0b79021964c57fbd',1,'Ref_VersionControl.txt']]],
['_5ffld2val',['_FLD2VAL',['../group__peripheral__gr.html#ga139b6e261c981f014f386927ca4a8444',1,'Ref_Peripheral.txt']]],
['_5freserved0',['_reserved0',['../unionAPSR__Type.html#afbce95646fd514c10aa85ec0a33db728',1,'APSR_Type::_reserved0()'],['../unionIPSR__Type.html#ad2eb0a06de4f03f58874a727716aa9aa',1,'IPSR_Type::_reserved0()'],['../unionxPSR__Type.html#af438e0f407357e914a70b5bd4d6a97c5',1,'xPSR_Type::_reserved0()'],['../unionCONTROL__Type.html#af8c314273a1e4970a5671bd7f8184f50',1,'CONTROL_Type::_reserved0()']]],
['_5fval2fld',['_VAL2FLD',['../group__peripheral__gr.html#ga286e3b913dbd236c7f48ea70c8821f4e',1,'Ref_Peripheral.txt']]]
diff --git a/docs/Core/html/search/all_1.js b/docs/Core/html/search/all_1.js
index f90b141..ff16072 100644
--- a/docs/Core/html/search/all_1.js
+++ b/docs/Core/html/search/all_1.js
@@ -7,17 +7,41 @@ var searchData=
['aircr',['AIRCR',['../structSCB__Type.html#ad3e5b8934c647eb1b7383c1894f01380',1,'SCB_Type']]],
['apsr_5ftype',['APSR_Type',['../unionAPSR__Type.html',1,'']]],
['arm_5fmpu_5faccess_5fxxx',['ARM_MPU_ACCESS_xxx',['../group__mpu__defines.html#ga71d41084e984be70a23cb640fd89d1e2',1,'Ref_MPU.txt']]],
+ ['arm_5fmpu_5fap_5f',['ARM_MPU_AP_',['../group__mpu8__functions.html#ga81b2aa3fb55cdd5feadff02da10d391b',1,'Ref_MPU8.txt']]],
['arm_5fmpu_5fap_5fxxx',['ARM_MPU_AP_xxx',['../group__mpu__defines.html#gabc4788126d7798469cb862a08d3050cc',1,'Ref_MPU.txt']]],
+ ['arm_5fmpu_5fattr',['ARM_MPU_ATTR',['../group__mpu8__functions.html#ga2c465cc9429b8233bcb9cd7cbef0e54c',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fattr_5fdevice',['ARM_MPU_ATTR_DEVICE',['../group__mpu8__functions.html#gab4bfac6284dc050dc6fa6aeb8e954c2c',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fattr_5fdevice_5fgre',['ARM_MPU_ATTR_DEVICE_GRE',['../group__mpu8__functions.html#ga496bcd6a2bbd038d8935049fec9d0fda',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fattr_5fdevice_5fngnre',['ARM_MPU_ATTR_DEVICE_nGnRE',['../group__mpu8__functions.html#ga6e08ae44fab85e03fea96ae6a5fcdfb0',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fattr_5fdevice_5fngnrne',['ARM_MPU_ATTR_DEVICE_nGnRnE',['../group__mpu8__functions.html#gabfa9ae279357044cf5b74e77af22a686',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fattr_5fdevice_5fngre',['ARM_MPU_ATTR_DEVICE_nGRE',['../group__mpu8__functions.html#gadcc9977aabb4dc7177d30cbbac1b53d1',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fattr_5fmemory_5f',['ARM_MPU_ATTR_MEMORY_',['../group__mpu8__functions.html#gac2f1c567950e3785d75773362b525390',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fattr_5fnon_5fcacheable',['ARM_MPU_ATTR_NON_CACHEABLE',['../group__mpu8__functions.html#ga03266f9660485693eb1baec6ba255ab2',1,'Ref_MPU8.txt']]],
['arm_5fmpu_5fcachep_5fxxx',['ARM_MPU_CACHEP_xxx',['../group__mpu__defines.html#gab23596306119e7831847bd9683de3934',1,'Ref_MPU.txt']]],
- ['arm_5fmpu_5fclrregion',['ARM_MPU_ClrRegion',['../group__mpu__functions.html#ga9dcb0afddf4ac351f33f3c7a5169c62c',1,'Ref_MPU.txt']]],
- ['arm_5fmpu_5fdisable',['ARM_MPU_Disable',['../group__mpu__functions.html#ga7cbc0a4a066ed90e85c8176228235d57',1,'Ref_MPU.txt']]],
- ['arm_5fmpu_5fenable',['ARM_MPU_Enable',['../group__mpu__functions.html#ga31406efd492ec9a091a70ffa2d8a42fb',1,'Ref_MPU.txt']]],
- ['arm_5fmpu_5fload',['ARM_MPU_Load',['../group__mpu__functions.html#gafa27b26d5847fa8e465584e376b6078a',1,'Ref_MPU.txt']]],
+ ['arm_5fmpu_5fclrregion',['ARM_MPU_ClrRegion',['../group__mpu__functions.html#ga9dcb0afddf4ac351f33f3c7a5169c62c',1,'ARM_MPU_ClrRegion(uint32_t rnr):&#160;Ref_MPU.txt'],['../group__mpu8__functions.html#ga9dcb0afddf4ac351f33f3c7a5169c62c',1,'ARM_MPU_ClrRegion(uint32_t rnr):&#160;Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fclrregion_5fns',['ARM_MPU_ClrRegion_NS',['../group__mpu8__functions.html#gac526bc5bfcf048ce57a44c0c0cdadbe4',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fclrregionex',['ARM_MPU_ClrRegionEx',['../group__mpu8__functions.html#ga01fa1151c9ec0ba5de76f908c0999316',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fdisable',['ARM_MPU_Disable',['../group__mpu__functions.html#ga7cbc0a4a066ed90e85c8176228235d57',1,'ARM_MPU_Disable():&#160;Ref_MPU.txt'],['../group__mpu8__functions.html#ga61814eba4652a0fdfb76bbe222086327',1,'ARM_MPU_Disable(void):&#160;Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fdisable_5fns',['ARM_MPU_Disable_NS',['../group__mpu8__functions.html#ga389f9b6049d176bc83f9964d3259b712',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fenable',['ARM_MPU_Enable',['../group__mpu__functions.html#ga31406efd492ec9a091a70ffa2d8a42fb',1,'ARM_MPU_Enable(uint32_t MPU_CTRL):&#160;Ref_MPU.txt'],['../group__mpu8__functions.html#ga5a3f40314553baccdeea551f86d9a997',1,'ARM_MPU_Enable(uint32_t MPU_Control):&#160;Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fenable_5fns',['ARM_MPU_Enable_NS',['../group__mpu8__functions.html#ga5866c75d6deb9148a1e9af6337eec50a',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fload',['ARM_MPU_Load',['../group__mpu__functions.html#gafa27b26d5847fa8e465584e376b6078a',1,'ARM_MPU_Load(MPU_Region_t const *table, uint32_t cnt):&#160;Ref_MPU.txt'],['../group__mpu8__functions.html#gaca76614e3091c7324aa9d60e634621bf',1,'ARM_MPU_Load(uint32_t rnr, ARM_MPU_Region_t const *table, uint32_t cnt):&#160;Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fload_5fns',['ARM_MPU_Load_NS',['../group__mpu8__functions.html#ga7f8c6e09be98067d613e4df1832c543d',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5floadex',['ARM_MPU_LoadEx',['../group__mpu8__functions.html#gab6094419f2abd678f1f3b121cd115049',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5forderedmemcpy',['ARM_MPU_OrderedMemcpy',['../group__mpu__functions.html#gac1a949403bf84eecaf407003fb553ae7',1,'ARM_MPU_OrderedMemcpy(volatile uint32_t *dst, const uint32_t *__RESTRICT src, uint32_t len):&#160;Ref_MPU.txt'],['../group__mpu8__functions.html#gac1a949403bf84eecaf407003fb553ae7',1,'ARM_MPU_OrderedMemcpy(volatile uint32_t *dst, const uint32_t *__RESTRICT src, uint32_t len):&#160;Ref_MPU8.txt']]],
['arm_5fmpu_5frasr',['ARM_MPU_RASR',['../group__mpu__functions.html#ga96b93785c92e2dbcb3a2356c25bf2adc',1,'Ref_MPU.txt']]],
['arm_5fmpu_5frasr_5fex',['ARM_MPU_RASR_EX',['../group__mpu__functions.html#ga332ed5f8969dd4df6b61c6ae32ec36dc',1,'Ref_MPU.txt']]],
- ['arm_5fmpu_5frbar',['ARM_MPU_RBAR',['../group__mpu__functions.html#ga3fead12dc24a6d00ad53f55a042486ca',1,'Ref_MPU.txt']]],
+ ['arm_5fmpu_5frbar',['ARM_MPU_RBAR',['../group__mpu__functions.html#ga3fead12dc24a6d00ad53f55a042486ca',1,'ARM_MPU_RBAR():&#160;Ref_MPU.txt'],['../group__mpu8__functions.html#gafe39c2f98058bcac7e7e0501e64e7a9d',1,'ARM_MPU_RBAR():&#160;Ref_MPU8.txt']]],
['arm_5fmpu_5fregion_5fsize_5fxxx',['ARM_MPU_REGION_SIZE_xxx',['../group__mpu__defines.html#gadb0a92c0928c113120567e85ff1ba05c',1,'Ref_MPU.txt']]],
['arm_5fmpu_5fregion_5ft',['ARM_MPU_Region_t',['../structARM__MPU__Region__t.html',1,'']]],
- ['arm_5fmpu_5fsetregion',['ARM_MPU_SetRegion',['../group__mpu__functions.html#ga16931f9ad84d7289e8218e169ae6db5d',1,'Ref_MPU.txt']]],
- ['arm_5fmpu_5fsetregionex',['ARM_MPU_SetRegionEx',['../group__mpu__functions.html#ga042ba1a6a1a58795231459ac0410b809',1,'Ref_MPU.txt']]]
+ ['arm_5fmpu_5frlar',['ARM_MPU_RLAR',['../group__mpu8__functions.html#gaeaaa071276ba7956944e6c3dc05d677e',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fsetmemattr',['ARM_MPU_SetMemAttr',['../group__mpu8__functions.html#gab5b3c0a53d19c09a5550f1d9071ae65c',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fsetmemattr_5fns',['ARM_MPU_SetMemAttr_NS',['../group__mpu8__functions.html#ga5100a150a755902af2455a455a329ef9',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fsetmemattrex',['ARM_MPU_SetMemAttrEx',['../group__mpu8__functions.html#ga1799413f08a157d636a1491371c15ce2',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fsetregion',['ARM_MPU_SetRegion',['../group__mpu__functions.html#ga16931f9ad84d7289e8218e169ae6db5d',1,'ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr):&#160;Ref_MPU.txt'],['../group__mpu8__functions.html#ga6d7f220015c070c0e469948c1775ee3d',1,'ARM_MPU_SetRegion(uint32_t rnr, uint32_t rbar, uint32_t rlar):&#160;Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fsetregion_5fns',['ARM_MPU_SetRegion_NS',['../group__mpu8__functions.html#ga7566931ca9bb9f22d213a67ec5f8c745',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fsetregionex',['ARM_MPU_SetRegionEx',['../group__mpu__functions.html#ga042ba1a6a1a58795231459ac0410b809',1,'ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr):&#160;Ref_MPU.txt'],['../group__mpu8__functions.html#ga3d50ba8546252bea959e45c8fdf16993',1,'ARM_MPU_SetRegionEx(MPU_Type *mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar):&#160;Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fsh_5finner',['ARM_MPU_SH_INNER',['../group__mpu8__functions.html#ga73c70127f24f34781ad463cbe51d8f6b',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fsh_5fnon',['ARM_MPU_SH_NON',['../group__mpu8__functions.html#ga3d0f688198289f72264f73cf72a742e8',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fsh_5fouter',['ARM_MPU_SH_OUTER',['../group__mpu8__functions.html#gac4fddbdb9e1350bce6906de33c1fd500',1,'Ref_MPU8.txt']]]
];
diff --git a/docs/Core/html/search/all_10.js b/docs/Core/html/search/all_10.js
index 9640956..25bc01e 100644
--- a/docs/Core/html/search/all_10.js
+++ b/docs/Core/html/search/all_10.js
@@ -24,7 +24,8 @@ var searchData=
['sppr',['SPPR',['../structTPI__Type.html#a12f79d4e3ddc69893ba8bff890d04cc5',1,'TPI_Type']]],
['spsel',['SPSEL',['../unionCONTROL__Type.html#a8cc085fea1c50a8bd9adea63931ee8e2',1,'CONTROL_Type']]],
['sspsr',['SSPSR',['../structTPI__Type.html#a7b72598e20066133e505bb781690dc22',1,'TPI_Type']]],
- ['startup_20file_20startup_5f_3cdevice_3e_2es',['Startup File startup_&lt;device&gt;.s',['../startup_s_pg.html',1,'templates_pg']]],
+ ['startup_20file_20startup_5f_3cdevice_3e_2ec',['Startup File startup_&lt;device&gt;.c',['../startup_c_pg.html',1,'templates_pg']]],
+ ['startup_20file_20startup_5f_3cdevice_3e_2es_20_28deprecated_29',['Startup File startup_&lt;device&gt;.s (deprecated)',['../startup_s_pg.html',1,'templates_pg']]],
['stir',['STIR',['../structNVIC__Type.html#a37de89637466e007171c6b135299bc75',1,'NVIC_Type']]],
['svcall_5firqn',['SVCall_IRQn',['../group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237',1,'Ref_NVIC.txt']]],
['system_20configuration_20files_20system_5f_3cdevice_3e_2ec_20and_20system_5f_3cdevice_3e_2eh',['System Configuration Files system_&lt;device&gt;.c and system_&lt;device&gt;.h',['../system_c_pg.html',1,'templates_pg']]],
diff --git a/docs/Core/html/search/all_11.js b/docs/Core/html/search/all_11.js
index 46c76e3..e3a063b 100644
--- a/docs/Core/html/search/all_11.js
+++ b/docs/Core/html/search/all_11.js
@@ -7,7 +7,7 @@ var searchData=
['tpi_5ftype',['TPI_Type',['../structTPI__Type.html',1,'']]],
['tpr',['TPR',['../structITM__Type.html#ae907229ba50538bf370fbdfd54c099a2',1,'ITM_Type']]],
['trigger',['TRIGGER',['../structTPI__Type.html#a4d4cd2357f72333a82a1313228287bbd',1,'TPI_Type']]],
- ['trustzone_20for_20armv8_2dm',['TrustZone for Armv8-M',['../group__trustzone__functions.html',1,'']]],
+ ['trustzone_20for_20armv8_2dm_2fv8_2e1_2dm',['TrustZone for Armv8-M/v8.1-M',['../group__trustzone__functions.html',1,'']]],
['type',['TYPE',['../structMPU__Type.html#aba02af87f77577c725cf73879cabb609',1,'MPU_Type']]],
['tz_5fallocmodulecontext_5fs',['TZ_AllocModuleContext_S',['../group__context__trustzone__functions.html#gacd016f166bee549a0d3e970132e64a90',1,'Ref_Trustzone.txt']]],
['tz_5ffreemodulecontext_5fs',['TZ_FreeModuleContext_S',['../group__context__trustzone__functions.html#gac84f678fbe974f8b02c683e0b8046524',1,'Ref_Trustzone.txt']]],
diff --git a/docs/Core/html/search/all_13.js b/docs/Core/html/search/all_13.js
index e44268d..147a227 100644
--- a/docs/Core/html/search/all_13.js
+++ b/docs/Core/html/search/all_13.js
@@ -2,7 +2,6 @@ var searchData=
[
['v',['V',['../unionAPSR__Type.html#a8004d224aacb78ca37774c35f9156e7e',1,'APSR_Type::V()'],['../unionxPSR__Type.html#af14df16ea0690070c45b95f2116b7a0a',1,'xPSR_Type::V()']]],
['val',['VAL',['../structSysTick__Type.html#a9b5420d17e8e43104ddd4ae5a610af93',1,'SysTick_Type']]],
- ['version_20control_20per_20core_20_28depricated_29',['Version Control per Core (Depricated)',['../group__version__control__depricated__gr.html',1,'']]],
['version_20control',['Version Control',['../group__version__control__gr.html',1,'']]],
['vtor',['VTOR',['../structSCB__Type.html#a187a4578e920544ed967f98020fb8170',1,'SCB_Type']]]
];
diff --git a/docs/Core/html/search/all_a.js b/docs/Core/html/search/all_a.js
index e9959a5..e85b242 100644
--- a/docs/Core/html/search/all_a.js
+++ b/docs/Core/html/search/all_a.js
@@ -9,7 +9,8 @@ var searchData=
['misra_2etxt',['MISRA.txt',['../MISRA_8txt.html',1,'']]],
['mmfar',['MMFAR',['../structSCB__Type.html#a2d03d0b7cec2254f39eb1c46c7445e80',1,'SCB_Type']]],
['mmfr',['MMFR',['../structSCB__Type.html#aa11887804412bda283cc85a83fdafa7c',1,'SCB_Type']]],
- ['mpu_20functions_20for_20armv7_2dm',['MPU Functions for Armv7-M',['../group__mpu__functions.html',1,'']]],
+ ['mpu_20functions_20for_20armv8_2dm',['MPU Functions for Armv8-M',['../group__mpu8__functions.html',1,'']]],
+ ['mpu_20functions_20for_20armv6_2dm_2fv7_2dm',['MPU Functions for Armv6-M/v7-M',['../group__mpu__functions.html',1,'']]],
['mpu_5ftype',['MPU_Type',['../structMPU__Type.html',1,'']]],
['mvfr0',['MVFR0',['../structFPU__Type.html#a4f19014defe6033d070b80af19ef627c',1,'FPU_Type']]],
['mvfr1',['MVFR1',['../structFPU__Type.html#a66f8cfa49a423b480001a4e101bf842d',1,'FPU_Type']]]
diff --git a/docs/Core/html/search/all_f.js b/docs/Core/html/search/all_f.js
index 2dcca5c..ad80567 100644
--- a/docs/Core/html/search/all_f.js
+++ b/docs/Core/html/search/all_f.js
@@ -6,7 +6,7 @@ var searchData=
['rasr_5fa1',['RASR_A1',['../structMPU__Type.html#a1658326c6762637eeef8a79bb467445e',1,'MPU_Type']]],
['rasr_5fa2',['RASR_A2',['../structMPU__Type.html#a37131c513d8a8d211b402e5dfda97205',1,'MPU_Type']]],
['rasr_5fa3',['RASR_A3',['../structMPU__Type.html#a7d15172b163797736a6c6b4dcc0fa3dd',1,'MPU_Type']]],
- ['rbar',['RBAR',['../structARM__MPU__Region__t.html#aa5e3c6aeaddbc0c283085dc971dd1a22',1,'ARM_MPU_Region_t::RBAR()'],['../structMPU__Type.html#a990c609b26d990b8ba832b110adfd353',1,'MPU_Type::RBAR()']]],
+ ['rbar',['RBAR',['../structARM__MPU__Region__t.html#afe7a7721aa08988d915670efa432cdd2',1,'ARM_MPU_Region_t::RBAR()'],['../structMPU__Type.html#a990c609b26d990b8ba832b110adfd353',1,'MPU_Type::RBAR()']]],
['rbar_5fa1',['RBAR_A1',['../structMPU__Type.html#af8b510a85b175edfd8dd8cc93e967066',1,'MPU_Type']]],
['rbar_5fa2',['RBAR_A2',['../structMPU__Type.html#a80d534f0dfc080c841e1772c7a68e1a2',1,'MPU_Type']]],
['rbar_5fa3',['RBAR_A3',['../structMPU__Type.html#a207f6e9c3af753367554cc06df300a55',1,'MPU_Type']]],
@@ -18,6 +18,7 @@ var searchData=
['ref_5fdebug_2etxt',['Ref_Debug.txt',['../Ref__Debug_8txt.html',1,'']]],
['ref_5ffpu_2etxt',['Ref_FPU.txt',['../Ref__FPU_8txt.html',1,'']]],
['ref_5fmpu_2etxt',['Ref_MPU.txt',['../Ref__MPU_8txt.html',1,'']]],
+ ['ref_5fmpu8_2etxt',['Ref_MPU8.txt',['../Ref__MPU8_8txt.html',1,'']]],
['ref_5fnvic_2etxt',['Ref_NVIC.txt',['../Ref__NVIC_8txt.html',1,'']]],
['ref_5fperipheral_2etxt',['Ref_Peripheral.txt',['../Ref__Peripheral_8txt.html',1,'']]],
['ref_5fsystemandclock_2etxt',['Ref_SystemAndClock.txt',['../Ref__SystemAndClock_8txt.html',1,'']]],
@@ -33,6 +34,7 @@ var searchData=
['reserved4',['RESERVED4',['../structNVIC__Type.html#a5c0e5d507ac3c1bd5cdaaf9bbd177790',1,'NVIC_Type::RESERVED4()'],['../structTPI__Type.html#a684071216fafee4e80be6aaa932cec46',1,'TPI_Type::RESERVED4()']]],
['reserved5',['RESERVED5',['../structNVIC__Type.html#a4f753b4f824270175af045ac99bc12e8',1,'NVIC_Type::RESERVED5()'],['../structTPI__Type.html#a3f80dd93f6bab6524603a7aa58de9a30',1,'TPI_Type::RESERVED5()']]],
['reserved7',['RESERVED7',['../structTPI__Type.html#a476ca23fbc9480f1697fbec871130550',1,'TPI_Type']]],
+ ['rlar',['RLAR',['../structARM__MPU__Region__t.html#ab5d3a650dbffd0b272bf7df5b140e8a8',1,'ARM_MPU_Region_t']]],
['rnr',['RNR',['../structMPU__Type.html#a2f7a117a12cb661c76edc4765453f05c',1,'MPU_Type']]],
['rserved1',['RSERVED1',['../structNVIC__Type.html#a6d1daf7ab6f2ba83f57ff67ae6f571fe',1,'NVIC_Type']]]
];
diff --git a/docs/Core/html/search/files_3.js b/docs/Core/html/search/files_3.js
index 4e04106..d4fcf76 100644
--- a/docs/Core/html/search/files_3.js
+++ b/docs/Core/html/search/files_3.js
@@ -8,6 +8,7 @@ var searchData=
['ref_5fdebug_2etxt',['Ref_Debug.txt',['../Ref__Debug_8txt.html',1,'']]],
['ref_5ffpu_2etxt',['Ref_FPU.txt',['../Ref__FPU_8txt.html',1,'']]],
['ref_5fmpu_2etxt',['Ref_MPU.txt',['../Ref__MPU_8txt.html',1,'']]],
+ ['ref_5fmpu8_2etxt',['Ref_MPU8.txt',['../Ref__MPU8_8txt.html',1,'']]],
['ref_5fnvic_2etxt',['Ref_NVIC.txt',['../Ref__NVIC_8txt.html',1,'']]],
['ref_5fperipheral_2etxt',['Ref_Peripheral.txt',['../Ref__Peripheral_8txt.html',1,'']]],
['ref_5fsystemandclock_2etxt',['Ref_SystemAndClock.txt',['../Ref__SystemAndClock_8txt.html',1,'']]],
diff --git a/docs/Core/html/search/functions_0.js b/docs/Core/html/search/functions_0.js
index 6e64255..f864463 100644
--- a/docs/Core/html/search/functions_0.js
+++ b/docs/Core/html/search/functions_0.js
@@ -48,7 +48,7 @@ var searchData=
['_5f_5frbit',['__RBIT',['../group__intrinsic__CPU__gr.html#gad6f9f297f6b91a995ee199fbc796b863',1,'Ref_cmInstr.txt']]],
['_5f_5frev',['__REV',['../group__intrinsic__CPU__gr.html#ga4717abc17af5ba29b1e4c055e0a0d9b8',1,'Ref_cmInstr.txt']]],
['_5f_5frev16',['__REV16',['../group__intrinsic__CPU__gr.html#gaeef6f853b6df3a365c838ee5b49a7a26',1,'Ref_cmInstr.txt']]],
- ['_5f_5frevsh',['__REVSH',['../group__intrinsic__CPU__gr.html#ga1ec006e6d79063363cb0c2a2e0b3adbe',1,'Ref_cmInstr.txt']]],
+ ['_5f_5frevsh',['__REVSH',['../group__intrinsic__CPU__gr.html#ga211618c03a0bf3264a7b22ad626d4f0a',1,'Ref_cmInstr.txt']]],
['_5f_5fror',['__ROR',['../group__intrinsic__CPU__gr.html#gaf66beb577bb9d90424c3d1d7f684c024',1,'Ref_cmInstr.txt']]],
['_5f_5frrx',['__RRX',['../group__intrinsic__CPU__gr.html#gac09134f1bf9c49db07282001afcc9380',1,'Ref_cmInstr.txt']]],
['_5f_5fsadd16',['__SADD16',['../group__intrinsic__SIMD__gr.html#gad0bf46373a1c05aabf64517e84be5984',1,'Ref_cm4_simd.txt']]],
diff --git a/docs/Core/html/search/functions_1.js b/docs/Core/html/search/functions_1.js
index b0232f8..2aea8bb 100644
--- a/docs/Core/html/search/functions_1.js
+++ b/docs/Core/html/search/functions_1.js
@@ -1,9 +1,20 @@
var searchData=
[
- ['arm_5fmpu_5fclrregion',['ARM_MPU_ClrRegion',['../group__mpu__functions.html#ga9dcb0afddf4ac351f33f3c7a5169c62c',1,'Ref_MPU.txt']]],
- ['arm_5fmpu_5fdisable',['ARM_MPU_Disable',['../group__mpu__functions.html#ga7cbc0a4a066ed90e85c8176228235d57',1,'Ref_MPU.txt']]],
- ['arm_5fmpu_5fenable',['ARM_MPU_Enable',['../group__mpu__functions.html#ga31406efd492ec9a091a70ffa2d8a42fb',1,'Ref_MPU.txt']]],
- ['arm_5fmpu_5fload',['ARM_MPU_Load',['../group__mpu__functions.html#gafa27b26d5847fa8e465584e376b6078a',1,'Ref_MPU.txt']]],
- ['arm_5fmpu_5fsetregion',['ARM_MPU_SetRegion',['../group__mpu__functions.html#ga16931f9ad84d7289e8218e169ae6db5d',1,'Ref_MPU.txt']]],
- ['arm_5fmpu_5fsetregionex',['ARM_MPU_SetRegionEx',['../group__mpu__functions.html#ga042ba1a6a1a58795231459ac0410b809',1,'Ref_MPU.txt']]]
+ ['arm_5fmpu_5fclrregion',['ARM_MPU_ClrRegion',['../group__mpu__functions.html#ga9dcb0afddf4ac351f33f3c7a5169c62c',1,'ARM_MPU_ClrRegion(uint32_t rnr):&#160;Ref_MPU.txt'],['../group__mpu8__functions.html#ga9dcb0afddf4ac351f33f3c7a5169c62c',1,'ARM_MPU_ClrRegion(uint32_t rnr):&#160;Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fclrregion_5fns',['ARM_MPU_ClrRegion_NS',['../group__mpu8__functions.html#gac526bc5bfcf048ce57a44c0c0cdadbe4',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fclrregionex',['ARM_MPU_ClrRegionEx',['../group__mpu8__functions.html#ga01fa1151c9ec0ba5de76f908c0999316',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fdisable',['ARM_MPU_Disable',['../group__mpu__functions.html#ga7cbc0a4a066ed90e85c8176228235d57',1,'ARM_MPU_Disable():&#160;Ref_MPU.txt'],['../group__mpu8__functions.html#ga61814eba4652a0fdfb76bbe222086327',1,'ARM_MPU_Disable(void):&#160;Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fdisable_5fns',['ARM_MPU_Disable_NS',['../group__mpu8__functions.html#ga389f9b6049d176bc83f9964d3259b712',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fenable',['ARM_MPU_Enable',['../group__mpu__functions.html#ga31406efd492ec9a091a70ffa2d8a42fb',1,'ARM_MPU_Enable(uint32_t MPU_CTRL):&#160;Ref_MPU.txt'],['../group__mpu8__functions.html#ga5a3f40314553baccdeea551f86d9a997',1,'ARM_MPU_Enable(uint32_t MPU_Control):&#160;Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fenable_5fns',['ARM_MPU_Enable_NS',['../group__mpu8__functions.html#ga5866c75d6deb9148a1e9af6337eec50a',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fload',['ARM_MPU_Load',['../group__mpu__functions.html#gafa27b26d5847fa8e465584e376b6078a',1,'ARM_MPU_Load(MPU_Region_t const *table, uint32_t cnt):&#160;Ref_MPU.txt'],['../group__mpu8__functions.html#gaca76614e3091c7324aa9d60e634621bf',1,'ARM_MPU_Load(uint32_t rnr, ARM_MPU_Region_t const *table, uint32_t cnt):&#160;Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fload_5fns',['ARM_MPU_Load_NS',['../group__mpu8__functions.html#ga7f8c6e09be98067d613e4df1832c543d',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5floadex',['ARM_MPU_LoadEx',['../group__mpu8__functions.html#gab6094419f2abd678f1f3b121cd115049',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5forderedmemcpy',['ARM_MPU_OrderedMemcpy',['../group__mpu__functions.html#gac1a949403bf84eecaf407003fb553ae7',1,'ARM_MPU_OrderedMemcpy(volatile uint32_t *dst, const uint32_t *__RESTRICT src, uint32_t len):&#160;Ref_MPU.txt'],['../group__mpu8__functions.html#gac1a949403bf84eecaf407003fb553ae7',1,'ARM_MPU_OrderedMemcpy(volatile uint32_t *dst, const uint32_t *__RESTRICT src, uint32_t len):&#160;Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fsetmemattr',['ARM_MPU_SetMemAttr',['../group__mpu8__functions.html#gab5b3c0a53d19c09a5550f1d9071ae65c',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fsetmemattr_5fns',['ARM_MPU_SetMemAttr_NS',['../group__mpu8__functions.html#ga5100a150a755902af2455a455a329ef9',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fsetmemattrex',['ARM_MPU_SetMemAttrEx',['../group__mpu8__functions.html#ga1799413f08a157d636a1491371c15ce2',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fsetregion',['ARM_MPU_SetRegion',['../group__mpu__functions.html#ga16931f9ad84d7289e8218e169ae6db5d',1,'ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr):&#160;Ref_MPU.txt'],['../group__mpu8__functions.html#ga6d7f220015c070c0e469948c1775ee3d',1,'ARM_MPU_SetRegion(uint32_t rnr, uint32_t rbar, uint32_t rlar):&#160;Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fsetregion_5fns',['ARM_MPU_SetRegion_NS',['../group__mpu8__functions.html#ga7566931ca9bb9f22d213a67ec5f8c745',1,'Ref_MPU8.txt']]],
+ ['arm_5fmpu_5fsetregionex',['ARM_MPU_SetRegionEx',['../group__mpu__functions.html#ga042ba1a6a1a58795231459ac0410b809',1,'ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr):&#160;Ref_MPU.txt'],['../group__mpu8__functions.html#ga3d50ba8546252bea959e45c8fdf16993',1,'ARM_MPU_SetRegionEx(MPU_Type *mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar):&#160;Ref_MPU8.txt']]]
];
diff --git a/docs/Core/html/search/groups_4.js b/docs/Core/html/search/groups_4.js
index 882b2d9..9ea11b2 100644
--- a/docs/Core/html/search/groups_4.js
+++ b/docs/Core/html/search/groups_4.js
@@ -1,4 +1,5 @@
var searchData=
[
- ['mpu_20functions_20for_20armv7_2dm',['MPU Functions for Armv7-M',['../group__mpu__functions.html',1,'']]]
+ ['mpu_20functions_20for_20armv8_2dm',['MPU Functions for Armv8-M',['../group__mpu8__functions.html',1,'']]],
+ ['mpu_20functions_20for_20armv6_2dm_2fv7_2dm',['MPU Functions for Armv6-M/v7-M',['../group__mpu__functions.html',1,'']]]
];
diff --git a/docs/Core/html/search/groups_9.js b/docs/Core/html/search/groups_9.js
index ff00e91..0f45f6a 100644
--- a/docs/Core/html/search/groups_9.js
+++ b/docs/Core/html/search/groups_9.js
@@ -1,4 +1,4 @@
var searchData=
[
- ['trustzone_20for_20armv8_2dm',['TrustZone for Armv8-M',['../group__trustzone__functions.html',1,'']]]
+ ['trustzone_20for_20armv8_2dm_2fv8_2e1_2dm',['TrustZone for Armv8-M/v8.1-M',['../group__trustzone__functions.html',1,'']]]
];
diff --git a/docs/Core/html/search/groups_a.js b/docs/Core/html/search/groups_a.js
index 04ba1fc..dc5630c 100644
--- a/docs/Core/html/search/groups_a.js
+++ b/docs/Core/html/search/groups_a.js
@@ -1,5 +1,4 @@
var searchData=
[
- ['version_20control_20per_20core_20_28depricated_29',['Version Control per Core (Depricated)',['../group__version__control__depricated__gr.html',1,'']]],
['version_20control',['Version Control',['../group__version__control__gr.html',1,'']]]
];
diff --git a/docs/Core/html/search/pages_6.js b/docs/Core/html/search/pages_6.js
index 80ddf96..e566a26 100644
--- a/docs/Core/html/search/pages_6.js
+++ b/docs/Core/html/search/pages_6.js
@@ -1,6 +1,7 @@
var searchData=
[
['system_20partition_20header_20file_20partition_5f_3cdevice_3e_2eh',['System Partition Header File partition_&lt;device&gt;.h',['../partition_h_pg.html',1,'templates_pg']]],
- ['startup_20file_20startup_5f_3cdevice_3e_2es',['Startup File startup_&lt;device&gt;.s',['../startup_s_pg.html',1,'templates_pg']]],
+ ['startup_20file_20startup_5f_3cdevice_3e_2ec',['Startup File startup_&lt;device&gt;.c',['../startup_c_pg.html',1,'templates_pg']]],
+ ['startup_20file_20startup_5f_3cdevice_3e_2es_20_28deprecated_29',['Startup File startup_&lt;device&gt;.s (deprecated)',['../startup_s_pg.html',1,'templates_pg']]],
['system_20configuration_20files_20system_5f_3cdevice_3e_2ec_20and_20system_5f_3cdevice_3e_2eh',['System Configuration Files system_&lt;device&gt;.c and system_&lt;device&gt;.h',['../system_c_pg.html',1,'templates_pg']]]
];
diff --git a/docs/Core/html/search/search.css b/docs/Core/html/search/search.css
index 1746d13..e01a39c 100644
--- a/docs/Core/html/search/search.css
+++ b/docs/Core/html/search/search.css
@@ -4,22 +4,16 @@
float: left;
}
-#searchli {
- float: right;
- display: block;
- width: 170px;
- height: 24px;
-}
-
#MSearchBox {
white-space : nowrap;
position: absolute;
float: none;
display: inline;
- margin-top: 3px;
+ margin-top: 8px;
right: 0px;
width: 170px;
z-index: 102;
+ background-color: white;
}
#MSearchBox .left
@@ -54,7 +48,7 @@
height:19px;
background:url('search_m.png') repeat-x;
border:none;
- width:116px;
+ width:111px;
margin-left:20px;
padding-left:4px;
color: #909090;
@@ -106,7 +100,7 @@
display: none;
position: absolute;
left: 0; top: 0;
- border: 1px solid #90A5CE;
+ border: 1px solid #8EA4D0;
background-color: #F9FAFC;
z-index: 1;
padding-top: 4px;
@@ -151,7 +145,7 @@ a.SelectItem:active {
a.SelectItem:hover {
color: #FFFFFF;
- background-color: #3D578C;
+ background-color: #3A568E;
outline-style: none;
text-decoration: none;
cursor: pointer;
@@ -170,7 +164,7 @@ iframe#MSearchResults {
position: absolute;
left: 0; top: 0;
border: 1px solid #000;
- background-color: #EEF1F7;
+ background-color: #EDF1F7;
}
/* ----------------------------------- */
@@ -205,7 +199,7 @@ body.SRPage {
.SRSymbol {
font-weight: bold;
- color: #425E97;
+ color: #3F5D9A;
font-family: Arial, Verdana, sans-serif;
text-decoration: none;
outline: none;
@@ -213,7 +207,7 @@ body.SRPage {
a.SRScope {
display: block;
- color: #425E97;
+ color: #3F5D9A;
font-family: Arial, Verdana, sans-serif;
text-decoration: none;
outline: none;
@@ -224,6 +218,10 @@ a.SRScope:focus, a.SRScope:active {
text-decoration: underline;
}
+span.SRScope {
+ padding-left: 4px;
+}
+
.SRPage .SRStatus {
padding: 2px 5px;
font-size: 8pt;
@@ -238,3 +236,36 @@ DIV.searchresults {
margin-left: 10px;
margin-right: 10px;
}
+
+/*---------------- External search page results */
+
+.searchresult {
+ background-color: #F0F3F8;
+}
+
+.pages b {
+ color: white;
+ padding: 5px 5px 3px 5px;
+ background-image: url("../tab_a.png");
+ background-repeat: repeat-x;
+ text-shadow: 0 1px 1px #000000;
+}
+
+.pages {
+ line-height: 17px;
+ margin-left: 4px;
+ text-decoration: none;
+}
+
+.hl {
+ font-weight: bold;
+}
+
+#searchresults {
+ margin-bottom: 20px;
+}
+
+.searchpages {
+ margin-top: 10px;
+}
+
diff --git a/docs/Core/html/search/variables_e.js b/docs/Core/html/search/variables_e.js
index d71ee71..4d2e1ff 100644
--- a/docs/Core/html/search/variables_e.js
+++ b/docs/Core/html/search/variables_e.js
@@ -4,7 +4,7 @@ var searchData=
['rasr_5fa1',['RASR_A1',['../structMPU__Type.html#a1658326c6762637eeef8a79bb467445e',1,'MPU_Type']]],
['rasr_5fa2',['RASR_A2',['../structMPU__Type.html#a37131c513d8a8d211b402e5dfda97205',1,'MPU_Type']]],
['rasr_5fa3',['RASR_A3',['../structMPU__Type.html#a7d15172b163797736a6c6b4dcc0fa3dd',1,'MPU_Type']]],
- ['rbar',['RBAR',['../structARM__MPU__Region__t.html#aa5e3c6aeaddbc0c283085dc971dd1a22',1,'ARM_MPU_Region_t::RBAR()'],['../structMPU__Type.html#a990c609b26d990b8ba832b110adfd353',1,'MPU_Type::RBAR()']]],
+ ['rbar',['RBAR',['../structARM__MPU__Region__t.html#afe7a7721aa08988d915670efa432cdd2',1,'ARM_MPU_Region_t::RBAR()'],['../structMPU__Type.html#a990c609b26d990b8ba832b110adfd353',1,'MPU_Type::RBAR()']]],
['rbar_5fa1',['RBAR_A1',['../structMPU__Type.html#af8b510a85b175edfd8dd8cc93e967066',1,'MPU_Type']]],
['rbar_5fa2',['RBAR_A2',['../structMPU__Type.html#a80d534f0dfc080c841e1772c7a68e1a2',1,'MPU_Type']]],
['rbar_5fa3',['RBAR_A3',['../structMPU__Type.html#a207f6e9c3af753367554cc06df300a55',1,'MPU_Type']]],
@@ -15,6 +15,7 @@ var searchData=
['reserved4',['RESERVED4',['../structNVIC__Type.html#a5c0e5d507ac3c1bd5cdaaf9bbd177790',1,'NVIC_Type::RESERVED4()'],['../structTPI__Type.html#a684071216fafee4e80be6aaa932cec46',1,'TPI_Type::RESERVED4()']]],
['reserved5',['RESERVED5',['../structNVIC__Type.html#a4f753b4f824270175af045ac99bc12e8',1,'NVIC_Type::RESERVED5()'],['../structTPI__Type.html#a3f80dd93f6bab6524603a7aa58de9a30',1,'TPI_Type::RESERVED5()']]],
['reserved7',['RESERVED7',['../structTPI__Type.html#a476ca23fbc9480f1697fbec871130550',1,'TPI_Type']]],
+ ['rlar',['RLAR',['../structARM__MPU__Region__t.html#ab5d3a650dbffd0b272bf7df5b140e8a8',1,'ARM_MPU_Region_t']]],
['rnr',['RNR',['../structMPU__Type.html#a2f7a117a12cb661c76edc4765453f05c',1,'MPU_Type']]],
['rserved1',['RSERVED1',['../structNVIC__Type.html#a6d1daf7ab6f2ba83f57ff67ae6f571fe',1,'NVIC_Type']]]
];
diff --git a/docs/Core/html/startup_c_pg.html b/docs/Core/html/startup_c_pg.html
new file mode 100644
index 0000000..c6fa7c9
--- /dev/null
+++ b/docs/Core/html/startup_c_pg.html
@@ -0,0 +1,319 @@
+<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
+<html xmlns="http://www.w3.org/1999/xhtml">
+<head>
+<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
+<meta http-equiv="X-UA-Compatible" content="IE=9"/>
+<title>Startup File startup_&lt;device&gt;.c</title>
+<title>CMSIS-Core (Cortex-M): Startup File startup_&lt;device&gt;.c</title>
+<link href="tabs.css" rel="stylesheet" type="text/css"/>
+<link href="cmsis.css" rel="stylesheet" type="text/css" />
+<script type="text/javascript" src="jquery.js"></script>
+<script type="text/javascript" src="dynsections.js"></script>
+<script type="text/javascript" src="printComponentTabs.js"></script>
+<link href="navtree.css" rel="stylesheet" type="text/css"/>
+<script type="text/javascript" src="resize.js"></script>
+<script type="text/javascript" src="navtree.js"></script>
+<script type="text/javascript">
+ $(document).ready(initResizable);
+ $(window).load(resizeHeight);
+</script>
+<link href="search/search.css" rel="stylesheet" type="text/css"/>
+<script type="text/javascript" src="search/search.js"></script>
+<script type="text/javascript">
+ $(document).ready(function() { searchBox.OnSelectItem(0); });
+</script>
+</head>
+<body>
+<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
+<div id="titlearea">
+<table cellspacing="0" cellpadding="0">
+ <tbody>
+ <tr style="height: 46px;">
+ <td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
+ <td style="padding-left: 0.5em;">
+ <div id="projectname">CMSIS-Core (Cortex-M)
+ &#160;<span id="projectnumber">Version 5.3.0</span>
+ </div>
+ <div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
+ </td>
+ </tr>
+ </tbody>
+</table>
+</div>
+<!-- end header part -->
+<div id="CMSISnav" class="tabs1">
+ <ul class="tablist">
+ <script type="text/javascript">
+ <!--
+ writeComponentTabs.call(this);
+ //-->
+ </script>
+ </ul>
+</div>
+<!-- Generated by Doxygen 1.8.6 -->
+<script type="text/javascript">
+var searchBox = new SearchBox("searchBox", "search",false,'Search');
+</script>
+ <div id="navrow1" class="tabs">
+ <ul class="tablist">
+ <li><a href="index.html"><span>Main&#160;Page</span></a></li>
+ <li class="current"><a href="pages.html"><span>Usage&#160;and&#160;Description</span></a></li>
+ <li><a href="modules.html"><span>Reference</span></a></li>
+ <li>
+ <div id="MSearchBox" class="MSearchBoxInactive">
+ <span class="left">
+ <img id="MSearchSelect" src="search/mag_sel.png"
+ onmouseover="return searchBox.OnSearchSelectShow()"
+ onmouseout="return searchBox.OnSearchSelectHide()"
+ alt=""/>
+ <input type="text" id="MSearchField" value="Search" accesskey="S"
+ onfocus="searchBox.OnSearchFieldFocus(true)"
+ onblur="searchBox.OnSearchFieldFocus(false)"
+ onkeyup="searchBox.OnSearchFieldChange(event)"/>
+ </span><span class="right">
+ <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
+ </span>
+ </div>
+ </li>
+ </ul>
+ </div>
+</div><!-- top -->
+<div id="side-nav" class="ui-resizable side-nav-resizable">
+ <div id="nav-tree">
+ <div id="nav-tree-contents">
+ <div id="nav-sync" class="sync"></div>
+ </div>
+ </div>
+ <div id="splitbar" style="-moz-user-select:none;"
+ class="ui-resizable-handle">
+ </div>
+</div>
+<script type="text/javascript">
+$(document).ready(function(){initNavTree('startup_c_pg.html','');});
+</script>
+<div id="doc-content">
+<!-- window showing the filter options -->
+<div id="MSearchSelectWindow"
+ onmouseover="return searchBox.OnSearchSelectShow()"
+ onmouseout="return searchBox.OnSearchSelectHide()"
+ onkeydown="return searchBox.OnSearchSelectKey(event)">
+<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>
+
+<!-- iframe showing the search results (closed by default) -->
+<div id="MSearchResultsWindow">
+<iframe src="javascript:void(0)" frameborder="0"
+ name="MSearchResults" id="MSearchResults">
+</iframe>
+</div>
+
+<div class="header">
+ <div class="headertitle">
+<div class="title">Startup File startup_&lt;device&gt;.c </div> </div>
+</div><!--header-->
+<div class="contents">
+<div class="textblock"><p>The <a class="el" href="startup_c_pg.html">Startup File startup_&lt;device&gt;.c</a> contains:</p>
+<ul>
+<li>The reset handler which is executed after CPU reset and typically calls the <a class="el" href="group__system__init__gr.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a> function.</li>
+<li>The setup values for the Main Stack Pointer (MSP).</li>
+<li>Exception vectors of the Cortex-M Processor with weak functions that implement default routines.</li>
+<li>Interrupt vectors that are device specific with weak functions that implement default routines.</li>
+</ul>
+<p>The file exists for each supported toolchain and is the only tool-chain specific CMSIS file.</p>
+<p>To adapt the file to a new device only the interrupt vector table needs to be extended with the device-specific interrupt handlers. The naming convention for the interrupt handler names are &lt;interrupt_name&gt;_IRQHandler. This table needs to be consistent with <a class="el" href="group__NVIC__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> that defines all the IRQ numbers for each interrupt.</p>
+<p><b>Example:</b> </p>
+<p>The following example shows the extension of the interrupt vector table for the LPC1100 device family.</p>
+<div class="fragment"><div class="line"><span class="comment">/*----------------------------------------------------------------------------</span></div>
+<div class="line"><span class="comment"> Exception / Interrupt Handler</span></div>
+<div class="line"><span class="comment"> *----------------------------------------------------------------------------*/</span></div>
+<div class="line"><span class="comment">/* Exceptions */</span></div>
+<div class="line"><span class="keywordtype">void</span> WAKEUP0_IRQHandler (<span class="keywordtype">void</span>) __attribute__ ((weak, alias(&quot;Default_Handler&quot;)));</div>
+<div class="line"><span class="keywordtype">void</span> WAKEUP1_IRQHandler (<span class="keywordtype">void</span>) __attribute__ ((weak, alias(&quot;Default_Handler&quot;)));</div>
+<div class="line"><span class="keywordtype">void</span> WAKEUP2_IRQHandler (<span class="keywordtype">void</span>) __attribute__ ((weak, alias(&quot;Default_Handler&quot;)));</div>
+<div class="line"><span class="comment">// :</span></div>
+<div class="line"><span class="comment">// :</span></div>
+<div class="line"><span class="keywordtype">void</span> EINT1_IRQHandler (<span class="keywordtype">void</span>) __attribute__ ((weak, alias(&quot;Default_Handler&quot;)));</div>
+<div class="line"><span class="keywordtype">void</span> EINT2_IRQHandler (<span class="keywordtype">void</span>) __attribute__ ((weak, alias(&quot;Default_Handler&quot;)));</div>
+<div class="line"><span class="comment">// :</span></div>
+<div class="line"><span class="comment">// :</span></div>
+<div class="line"></div>
+<div class="line"><span class="comment">/*----------------------------------------------------------------------------</span></div>
+<div class="line"><span class="comment"> Exception / Interrupt Vector table</span></div>
+<div class="line"><span class="comment"> *----------------------------------------------------------------------------*/</span></div>
+<div class="line">extern const pFunc <a class="code" href="group__compiler__conntrol__gr.html#gab94ebeb20055f1848d7b707d3c7cfc5d">__VECTOR_TABLE</a>[240];</div>
+<div class="line"> const pFunc __VECTOR_TABLE[240] <a class="code" href="group__compiler__conntrol__gr.html#ga4f65c96effa79fbd610fea43ee7d745b">__VECTOR_TABLE_ATTRIBUTE</a> = {</div>
+<div class="line"> (pFunc)(&amp;<a class="code" href="group__compiler__conntrol__gr.html#ga1002e751427b1189f92787d4e4eef965">__INITIAL_SP</a>), <span class="comment">/* Initial Stack Pointer */</span></div>
+<div class="line"> Reset_Handler, <span class="comment">/* Reset Handler */</span></div>
+<div class="line"> NMI_Handler, <span class="comment">/* -14 NMI Handler */</span></div>
+<div class="line"> HardFault_Handler, <span class="comment">/* -13 Hard Fault Handler */</span></div>
+<div class="line"> MemManage_Handler, <span class="comment">/* -12 MPU Fault Handler */</span></div>
+<div class="line"> BusFault_Handler, <span class="comment">/* -11 Bus Fault Handler */</span></div>
+<div class="line"> UsageFault_Handler, <span class="comment">/* -10 Usage Fault Handler */</span></div>
+<div class="line"> 0, <span class="comment">/* Reserved */</span></div>
+<div class="line"> 0, <span class="comment">/* Reserved */</span></div>
+<div class="line"> 0, <span class="comment">/* Reserved */</span></div>
+<div class="line"> 0, <span class="comment">/* Reserved */</span></div>
+<div class="line"> SVC_Handler, <span class="comment">/* -5 SVCall Handler */</span></div>
+<div class="line"> DebugMon_Handler, <span class="comment">/* -4 Debug Monitor Handler */</span></div>
+<div class="line"> 0, <span class="comment">/* Reserved */</span></div>
+<div class="line"> PendSV_Handler, <span class="comment">/* -2 PendSV Handler */</span></div>
+<div class="line"> SysTick_Handler, <span class="comment">/* -1 SysTick Handler */</span></div>
+<div class="line"></div>
+<div class="line"> <span class="comment">/* Interrupts */</span></div>
+<div class="line"> WAKEUP0_IRQHandler, <span class="comment">/* 0 Wakeup PIO0.0 */</span></div>
+<div class="line"> WAKEUP1_IRQHandler, <span class="comment">/* 1 Wakeup PIO0.1 */</span></div>
+<div class="line"> WAKEUP2_IRQHandler, <span class="comment">/* 2 Wakeup PIO0.2 */</span></div>
+<div class="line"> <span class="comment">// :</span></div>
+<div class="line"> <span class="comment">// :</span></div>
+<div class="line"> EINT1_IRQHandler, <span class="comment">/* 30 PIO INT1 */</span></div>
+<div class="line"> EINT2_IRQHandler, <span class="comment">/* 31 PIO INT2 */</span></div>
+<div class="line"> <span class="comment">// :</span></div>
+<div class="line"> <span class="comment">// :</span></div>
+<div class="line">};</div>
+</div><!-- fragment --><h1><a class="anchor" id="startup_c_sec"></a>
+startup_Device.c Template File</h1>
+<p>A compiler agnostic <a class="el" href="startup_c_pg.html#startup_c_sec">startup_Device.c Template File</a> for an Armv7-M processor like Cortex-M3 is shown below. The C startup file relys on certain compiler specific preprocessor defines specified in CMSIS compiler headers:</p>
+<ul>
+<li><a class="el" href="group__compiler__conntrol__gr.html#ga1002e751427b1189f92787d4e4eef965">__INITIAL_SP</a></li>
+<li><a class="el" href="group__compiler__conntrol__gr.html#ga84b0bad4aa39632d3faea46aa1e102a8">__STACK_LIMIT</a></li>
+<li><a class="el" href="group__compiler__conntrol__gr.html#ga72db8b026c5e100254080fefabd9fd88">__PROGRAM_START</a></li>
+<li><a class="el" href="group__compiler__conntrol__gr.html#gab94ebeb20055f1848d7b707d3c7cfc5d">__VECTOR_TABLE</a></li>
+<li><a class="el" href="group__compiler__conntrol__gr.html#ga4f65c96effa79fbd610fea43ee7d745b">__VECTOR_TABLE_ATTRIBUTE</a></li>
+</ul>
+<pre class="fragment">/******************************************************************************
+ * @file startup_Device.c
+ * @brief CMSIS-Core(M) Device Startup File for &lt;Device&gt;
+ * @version V2.0.0
+ * @date 20. May 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "&lt;Device&gt;.h"
+
+/*----------------------------------------------------------------------------
+ Exception / Interrupt Handler Function Prototype
+ *----------------------------------------------------------------------------*/
+typedef void( *pFunc )( void );
+
+/*----------------------------------------------------------------------------
+ External References
+ *----------------------------------------------------------------------------*/
+extern uint32_t __INITIAL_SP;
+
+extern __NO_RETURN void __PROGRAM_START(void);
+
+/*----------------------------------------------------------------------------
+ Internal References
+ *----------------------------------------------------------------------------*/
+void __NO_RETURN Default_Handler(void);
+void __NO_RETURN Reset_Handler (void);
+
+/*----------------------------------------------------------------------------
+ Exception / Interrupt Handler
+ *----------------------------------------------------------------------------*/
+/* Exceptions */
+void NMI_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+void HardFault_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+void MemManage_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+void BusFault_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+void UsageFault_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+void SVC_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+void DebugMon_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+void PendSV_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+void SysTick_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+
+void Interrupt0_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+void Interrupt1_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+void Interrupt2_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+void Interrupt3_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+void Interrupt4_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+void Interrupt5_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+void Interrupt6_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+void Interrupt7_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+void Interrupt8_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+void Interrupt9_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+
+
+/*----------------------------------------------------------------------------
+ Exception / Interrupt Vector table
+ *----------------------------------------------------------------------------*/
+extern const pFunc __VECTOR_TABLE[240];
+ const pFunc __VECTOR_TABLE[240] __VECTOR_TABLE_ATTRIBUTE = {
+ (pFunc)(&amp;__INITIAL_SP), /* Initial Stack Pointer */
+ Reset_Handler, /* Reset Handler */
+ NMI_Handler, /* -14 NMI Handler */
+ HardFault_Handler, /* -13 Hard Fault Handler */
+ MemManage_Handler, /* -12 MPU Fault Handler */
+ BusFault_Handler, /* -11 Bus Fault Handler */
+ UsageFault_Handler, /* -10 Usage Fault Handler */
+ 0, /* Reserved */
+ 0, /* Reserved */
+ 0, /* Reserved */
+ 0, /* Reserved */
+ SVC_Handler, /* -5 SVCall Handler */
+ DebugMon_Handler, /* -4 Debug Monitor Handler */
+ 0, /* Reserved */
+ PendSV_Handler, /* -2 PendSV Handler */
+ SysTick_Handler, /* -1 SysTick Handler */
+
+ /* Interrupts */
+ Interrupt0_Handler, /* 0 Interrupt 0 */
+ Interrupt1_Handler, /* 1 Interrupt 1 */
+ Interrupt2_Handler, /* 2 Interrupt 2 */
+ Interrupt3_Handler, /* 3 Interrupt 3 */
+ Interrupt4_Handler, /* 4 Interrupt 4 */
+ Interrupt5_Handler, /* 5 Interrupt 5 */
+ Interrupt6_Handler, /* 6 Interrupt 6 */
+ Interrupt7_Handler, /* 7 Interrupt 7 */
+ Interrupt8_Handler, /* 8 Interrupt 8 */
+ Interrupt9_Handler /* 9 Interrupt 9 */
+ /* Interrupts 10 .. 223 are left out */
+};
+
+/*----------------------------------------------------------------------------
+ Reset Handler called on controller reset
+ *----------------------------------------------------------------------------*/
+void Reset_Handler(void)
+{
+ SystemInit(); /* CMSIS System Initialization */
+ __PROGRAM_START(); /* Enter PreMain (C library entry point) */
+}
+
+/*----------------------------------------------------------------------------
+ Default Handler for Exceptions / Interrupts
+ *----------------------------------------------------------------------------*/
+void Default_Handler(void)
+{
+ while(1);
+}
+</pre> </div></div><!-- contents -->
+</div><!-- doc-content -->
+<!-- start footer part -->
+<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
+ <ul>
+ <li class="navelem"><a class="el" href="templates_pg.html">CMSIS-Core Device Templates</a></li>
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
+ <!--
+ <a href="http://www.doxygen.org/index.html">
+ <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
+ -->
+ </li>
+ </ul>
+</div>
+</body>
+</html>
diff --git a/docs/Core/html/startup_s_pg.html b/docs/Core/html/startup_s_pg.html
index 09790b2..1016831 100644
--- a/docs/Core/html/startup_s_pg.html
+++ b/docs/Core/html/startup_s_pg.html
@@ -3,8 +3,8 @@
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
-<title>Startup File startup_&lt;device&gt;.s</title>
-<title>CMSIS-Core (Cortex-M): Startup File startup_&lt;device&gt;.s</title>
+<title>Startup File startup_&lt;device&gt;.s (deprecated)</title>
+<title>CMSIS-Core (Cortex-M): Startup File startup_&lt;device&gt;.s (deprecated)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="cmsis.css" rel="stylesheet" type="text/css" />
<script type="text/javascript" src="jquery.js"></script>
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -108,10 +108,10 @@ $(document).ready(function(){initNavTree('startup_s_pg.html','');});
<div class="header">
<div class="headertitle">
-<div class="title">Startup File startup_&lt;device&gt;.s </div> </div>
+<div class="title">Startup File startup_&lt;device&gt;.s (deprecated) </div> </div>
</div><!--header-->
<div class="contents">
-<div class="textblock"><p>The <a class="el" href="startup_s_pg.html">Startup File startup_&lt;device&gt;.s</a> contains:</p>
+<div class="textblock"><p>The <a class="el" href="startup_s_pg.html">Startup File startup_&lt;device&gt;.s (deprecated)</a> contains:</p>
<ul>
<li>The reset handler which is executed after CPU reset and typically calls the <a class="el" href="group__system__init__gr.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a> function.</li>
<li>The setup values for the Main Stack Pointer (MSP).</li>
@@ -130,8 +130,8 @@ $(document).ready(function(){initNavTree('startup_s_pg.html','');});
<div class="line"> : :</div>
<div class="line"> DCD EINT1_IRQHandler ; 16+30: PIO INT1</div>
<div class="line"> DCD EINT0_IRQHandler ; 16+31: PIO INT0</div>
-<div class="line"> :</div>
-<div class="line"> :</div>
+<div class="line"> :</div>
+<div class="line"> :</div>
<div class="line"> EXPORT WAKEUP0_IRQHandler [WEAK]</div>
<div class="line"> EXPORT WAKEUP1_IRQHandler [WEAK]</div>
<div class="line"> EXPORT WAKEUP2_IRQHandler [WEAK]</div>
@@ -155,8 +155,8 @@ startup_Device.s Template File</h1>
; * @file startup_&lt;Device&gt;.s
; * @brief CMSIS Cortex-M ARMv7-M based Core Device Startup File for
; * Device &lt;Device&gt;
-; * @version V5.3.1
-; * @date 09. July 2018
+; * @version V5.4.0
+; * @date 12. December 2018
; ******************************************************************************/
;/*
; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
@@ -233,7 +233,7 @@ __Vectors DCD __initial_sp ; Top of Stack
DCD PendSV_Handler ; -2 PendSV Handler
DCD SysTick_Handler ; -1 SysTick Handler
- ; External Interrupts
+ ; Interrupts
; ToDo: Add here the vectors for the device specific external interrupts handler
DCD Interrupt0_Handler ; 0 Interrupt 0
DCD Interrupt1_Handler ; 1 Interrupt 1
@@ -307,6 +307,10 @@ $Handler_Name PROC
; User setup Stack &amp; Heap
+ IF :LNOT::DEF:__MICROLIB
+ IMPORT __use_two_region_memory
+ ENDIF
+
EXPORT __stack_limit
EXPORT __initial_sp
IF Heap_Size != 0 ; Heap is provided
@@ -321,7 +325,7 @@ $Handler_Name PROC
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="templates_pg.html">CMSIS-Core Device Templates</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/structARM__MPU__Region__t.html b/docs/Core/html/structARM__MPU__Region__t.html
index 971f8c0..25149a2 100644
--- a/docs/Core/html/structARM__MPU__Region__t.html
+++ b/docs/Core/html/structARM__MPU__Region__t.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -116,7 +116,7 @@ $(document).ready(function(){initNavTree('structARM__MPU__Region__t.html','');})
<div class="summary">
<a href="#pub-attribs">Data Fields</a> </div>
<div class="headertitle">
-<div class="title">ARM_MPU_Region_t Struct Reference<div class="ingroups"><a class="el" href="group__mpu__functions.html">MPU Functions for Armv7-M</a></div></div> </div>
+<div class="title">ARM_MPU_Region_t Struct Reference<div class="ingroups"><a class="el" href="group__mpu__functions.html">MPU Functions for Armv6-M/v7-M</a> &#124; <a class="el" href="group__mpu8__functions.html">MPU Functions for Armv8-M</a></div></div> </div>
</div><!--header-->
<div class="contents">
@@ -125,16 +125,19 @@ $(document).ready(function(){initNavTree('structARM__MPU__Region__t.html','');})
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
-<tr class="memitem:aa5e3c6aeaddbc0c283085dc971dd1a22"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structARM__MPU__Region__t.html#aa5e3c6aeaddbc0c283085dc971dd1a22">RBAR</a></td></tr>
-<tr class="memdesc:aa5e3c6aeaddbc0c283085dc971dd1a22"><td class="mdescLeft">&#160;</td><td class="mdescRight">The region base address register value (<a class="el" href="structMPU__Type.html#a990c609b26d990b8ba832b110adfd353">RBAR</a>) <a href="#aa5e3c6aeaddbc0c283085dc971dd1a22">More...</a><br/></td></tr>
-<tr class="separator:aa5e3c6aeaddbc0c283085dc971dd1a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:afe7a7721aa08988d915670efa432cdd2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structARM__MPU__Region__t.html#afe7a7721aa08988d915670efa432cdd2">RBAR</a></td></tr>
+<tr class="memdesc:afe7a7721aa08988d915670efa432cdd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The region base address register value (<a class="el" href="structMPU__Type.html#a990c609b26d990b8ba832b110adfd353">RBAR</a>) <a href="#afe7a7721aa08988d915670efa432cdd2">More...</a><br/></td></tr>
+<tr class="separator:afe7a7721aa08988d915670efa432cdd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a3e404b403c8df611f27d902d745d8d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structARM__MPU__Region__t.html#a6a3e404b403c8df611f27d902d745d8d">RASR</a></td></tr>
<tr class="memdesc:a6a3e404b403c8df611f27d902d745d8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The region attribute and size register value (<a class="el" href="structMPU__Type.html#a8f00c4a5e31b0a8d103ed3b0732c17a3">RASR</a>), see <a class="el" href="group__mpu__functions.html#ga96b93785c92e2dbcb3a2356c25bf2adc">ARM_MPU_RASR</a>. <a href="#a6a3e404b403c8df611f27d902d745d8d">More...</a><br/></td></tr>
<tr class="separator:a6a3e404b403c8df611f27d902d745d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
+<tr class="memitem:ab5d3a650dbffd0b272bf7df5b140e8a8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structARM__MPU__Region__t.html#ab5d3a650dbffd0b272bf7df5b140e8a8">RLAR</a></td></tr>
+<tr class="separator:ab5d3a650dbffd0b272bf7df5b140e8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
-<div class="textblock"><p>The typedef <a class="el" href="structARM__MPU__Region__t.html">ARM_MPU_Region_t</a> allows to define a MPU table (array of MPU regions) with pre-compiled register values. Such tables enable efficient MPU setup using the function <a class="el" href="group__mpu__functions.html#gafa27b26d5847fa8e465584e376b6078a">ARM_MPU_Load</a>.</p>
-<p><b>Example:</b> See <a class="el" href="group__mpu__functions.html#gafa27b26d5847fa8e465584e376b6078a">ARM_MPU_Load</a> </p>
+<div class="textblock"><p>The typedef <a class="el" href="structARM__MPU__Region__t.html">ARM_MPU_Region_t</a> allows to define a MPU table (array of MPU regions) with pre-compiled register values. Such tables enable efficient MPU setup using the function <a class="el" href="group__mpu8__functions.html#gaca76614e3091c7324aa9d60e634621bf">ARM_MPU_Load</a>.</p>
+<p><b>Example:</b> See <a class="el" href="group__mpu8__functions.html#gaca76614e3091c7324aa9d60e634621bf">ARM_MPU_Load</a></p>
+<p>Struct for a single MPU Region </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a6a3e404b403c8df611f27d902d745d8d"></a>
<div class="memitem">
@@ -149,27 +152,41 @@ Data Fields</h2></td></tr>
</div>
</div>
-<a class="anchor" id="aa5e3c6aeaddbc0c283085dc971dd1a22"></a>
+<a class="anchor" id="afe7a7721aa08988d915670efa432cdd2"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
- <td class="memname">ARM_MPU_Region_t::RBAR</td>
+ <td class="memname">uint32_t ARM_MPU_Region_t::RBAR</td>
</tr>
</table>
</div><div class="memdoc">
+<p>Region Base Address Register value</p>
<p>This value specifies the start address of the MPU protected memory region. The address must be a multiple of the region size (size aligned).</p>
<p>See <a class="el" href="structMPU__Type.html#a990c609b26d990b8ba832b110adfd353">MPU_Type::RBAR</a> for details about field bit format. </p>
</div>
</div>
+<a class="anchor" id="ab5d3a650dbffd0b272bf7df5b140e8a8"></a>
+<div class="memitem">
+<div class="memproto">
+ <table class="memname">
+ <tr>
+ <td class="memname">uint32_t ARM_MPU_Region_t::RLAR</td>
+ </tr>
+ </table>
+</div><div class="memdoc">
+<p>Region Limit Address Register value </p>
+
+</div>
+</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="structARM__MPU__Region__t.html">ARM_MPU_Region_t</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/structARM__MPU__Region__t.js b/docs/Core/html/structARM__MPU__Region__t.js
index 0a08361..ce73abc 100644
--- a/docs/Core/html/structARM__MPU__Region__t.js
+++ b/docs/Core/html/structARM__MPU__Region__t.js
@@ -1,5 +1,6 @@
var structARM__MPU__Region__t =
[
[ "RASR", "structARM__MPU__Region__t.html#a6a3e404b403c8df611f27d902d745d8d", null ],
- [ "RBAR", "structARM__MPU__Region__t.html#aa5e3c6aeaddbc0c283085dc971dd1a22", null ]
+ [ "RBAR", "structARM__MPU__Region__t.html#afe7a7721aa08988d915670efa432cdd2", null ],
+ [ "RLAR", "structARM__MPU__Region__t.html#ab5d3a650dbffd0b272bf7df5b140e8a8", null ]
]; \ No newline at end of file
diff --git a/docs/Core/html/structCoreDebug__Type.html b/docs/Core/html/structCoreDebug__Type.html
index 3aaaf3a..f0607f9 100644
--- a/docs/Core/html/structCoreDebug__Type.html
+++ b/docs/Core/html/structCoreDebug__Type.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -193,7 +193,7 @@ Data Fields</h2></td></tr>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="structCoreDebug__Type.html">CoreDebug_Type</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/structDWT__Type.html b/docs/Core/html/structDWT__Type.html
index a02d24b..5e813b4 100644
--- a/docs/Core/html/structDWT__Type.html
+++ b/docs/Core/html/structDWT__Type.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -478,7 +478,7 @@ Data Fields</h2></td></tr>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="structDWT__Type.html">DWT_Type</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/structFPU__Type.html b/docs/Core/html/structFPU__Type.html
index a8a2efb..c79d7e2 100644
--- a/docs/Core/html/structFPU__Type.html
+++ b/docs/Core/html/structFPU__Type.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -223,7 +223,7 @@ Data Fields</h2></td></tr>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="structFPU__Type.html">FPU_Type</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/structITM__Type.html b/docs/Core/html/structITM__Type.html
index b163e30..d072a0d 100644
--- a/docs/Core/html/structITM__Type.html
+++ b/docs/Core/html/structITM__Type.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -509,7 +509,7 @@ Data Fields</h2></td></tr>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="structITM__Type.html">ITM_Type</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/structMPU__Type.html b/docs/Core/html/structMPU__Type.html
index 2e66293..2931577 100644
--- a/docs/Core/html/structMPU__Type.html
+++ b/docs/Core/html/structMPU__Type.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -116,7 +116,7 @@ $(document).ready(function(){initNavTree('structMPU__Type.html','');});
<div class="summary">
<a href="#pub-attribs">Data Fields</a> </div>
<div class="headertitle">
-<div class="title">MPU_Type Struct Reference<div class="ingroups"><a class="el" href="group__mpu__functions.html">MPU Functions for Armv7-M</a></div></div> </div>
+<div class="title">MPU_Type Struct Reference<div class="ingroups"><a class="el" href="group__mpu__functions.html">MPU Functions for Armv6-M/v7-M</a></div></div> </div>
</div><!--header-->
<div class="contents">
@@ -383,7 +383,7 @@ Data Fields</h2></td></tr>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="structMPU__Type.html">MPU_Type</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/structNVIC__Type.html b/docs/Core/html/structNVIC__Type.html
index 386ca6c..1d2a9df 100644
--- a/docs/Core/html/structNVIC__Type.html
+++ b/docs/Core/html/structNVIC__Type.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -328,7 +328,7 @@ Data Fields</h2></td></tr>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="structNVIC__Type.html">NVIC_Type</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/structSCB__Type.html b/docs/Core/html/structSCB__Type.html
index c3facb9..9e188e3 100644
--- a/docs/Core/html/structSCB__Type.html
+++ b/docs/Core/html/structSCB__Type.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -448,7 +448,7 @@ Data Fields</h2></td></tr>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="structSCB__Type.html">SCB_Type</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/structSCnSCB__Type.html b/docs/Core/html/structSCnSCB__Type.html
index b6587c7..93ef7e6 100644
--- a/docs/Core/html/structSCnSCB__Type.html
+++ b/docs/Core/html/structSCnSCB__Type.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -178,7 +178,7 @@ Data Fields</h2></td></tr>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="structSCnSCB__Type.html">SCnSCB_Type</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/structSysTick__Type.html b/docs/Core/html/structSysTick__Type.html
index bcd0dbf..714d604 100644
--- a/docs/Core/html/structSysTick__Type.html
+++ b/docs/Core/html/structSysTick__Type.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -193,7 +193,7 @@ Data Fields</h2></td></tr>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="structSysTick__Type.html">SysTick_Type</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/structTPI__Type.html b/docs/Core/html/structTPI__Type.html
index b5cf052..b32917f 100644
--- a/docs/Core/html/structTPI__Type.html
+++ b/docs/Core/html/structTPI__Type.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -493,7 +493,7 @@ Data Fields</h2></td></tr>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="structTPI__Type.html">TPI_Type</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/system_c_pg.html b/docs/Core/html/system_c_pg.html
index 337fc32..25e4d6e 100644
--- a/docs/Core/html/system_c_pg.html
+++ b/docs/Core/html/system_c_pg.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -253,7 +253,7 @@ extern void SystemCoreClockUpdate (void);
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="templates_pg.html">CMSIS-Core Device Templates</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/templates_pg.html b/docs/Core/html/templates_pg.html
index 41927d4..39d5506 100644
--- a/docs/Core/html/templates_pg.html
+++ b/docs/Core/html/templates_pg.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -144,6 +144,8 @@ CMSIS-Core Processor Files</h1>
<tr>
<td align="left">core_cm33.h </td><td align="left">for the Cortex-M33 processor </td></tr>
<tr>
+<td align="left">core_cm35p.h </td><td align="left">for the Cortex-M35P processor </td></tr>
+<tr>
<td align="left">core_sc000.h </td><td align="left">for the SecurCore SC000 processor </td></tr>
<tr>
<td align="left">core_sc300.h </td><td align="left">for the SecurCore SC300 processor </td></tr>
@@ -185,9 +187,17 @@ Device Examples</h1>
<tr>
<td align="left">ARM Cortex-M33 </td><td align="left">ARMCM33_TZ </td><td align="left">Cortex-M33 based device with TrustZone, no SIMD, no FPU </td></tr>
<tr>
-<td align="left">ARM Cortex-M33 </td><td align="left">ARMCM33_DSP_FP </td><td align="left">Cortex-M23 based device with SIMD, FPU, no TrustZone </td></tr>
+<td align="left">ARM Cortex-M33 </td><td align="left">ARMCM33_DSP_FP </td><td align="left">Cortex-M33 based device with SIMD, FPU, no TrustZone </td></tr>
+<tr>
+<td align="left">ARM Cortex-M33 </td><td align="left">ARMCM33_DSP_FP_TZ </td><td align="left">Cortex-M33 based device with TrustZone, SIMD, FPU </td></tr>
+<tr>
+<td align="left">ARM Cortex-M35P </td><td align="left">ARMCM35P </td><td align="left">Cortex-M35P based device without TrustZone, SIMD, FPU </td></tr>
+<tr>
+<td align="left">ARM Cortex-M35P </td><td align="left">ARMCM35P_TZ </td><td align="left">Cortex-M35P based device with TrustZone, no SIMD, no FPU </td></tr>
+<tr>
+<td align="left">ARM Cortex-M35P </td><td align="left">ARMCM35P_DSP_FP </td><td align="left">Cortex-M35P based device with SIMD, FPU, no TrustZone </td></tr>
<tr>
-<td align="left">ARM Cortex-M33 </td><td align="left">ARMCM33_DSP_FP_TZ </td><td align="left">Cortex-M23 based device with TrustZone, SIMD, FPU </td></tr>
+<td align="left">ARM Cortex-M35P </td><td align="left">ARMCM35P_DSP_FP_TZ </td><td align="left">Cortex-M35P based device with TrustZone, SIMD, FPU </td></tr>
<tr>
<td align="left">ARM SC000 </td><td align="left">ARM SC000 </td><td align="left">SC000 based device </td></tr>
<tr>
@@ -253,7 +263,8 @@ Template Files</h1>
</table>
<p>The device configuration of the template files is described in detail on the following pages:</p>
<ul>
-<li><a class="el" href="startup_s_pg.html">Startup File startup_&lt;device&gt;.s</a></li>
+<li><a class="el" href="startup_c_pg.html">Startup File startup_&lt;device&gt;.c</a></li>
+<li><a class="el" href="startup_s_pg.html">Startup File startup_&lt;device&gt;.s (deprecated)</a> (deprecated)</li>
<li><a class="el" href="system_c_pg.html">System Configuration Files system_&lt;device&gt;.c and system_&lt;device&gt;.h</a></li>
<li><a class="el" href="device_h_pg.html">Device Header File &lt;device.h&gt;</a></li>
<li><a class="el" href="partition_h_pg.html">System Partition Header File partition_&lt;device&gt;.h</a> </li>
@@ -263,7 +274,7 @@ Template Files</h1>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/templates_pg.js b/docs/Core/html/templates_pg.js
index d47081f..3cb2d11 100644
--- a/docs/Core/html/templates_pg.js
+++ b/docs/Core/html/templates_pg.js
@@ -3,7 +3,10 @@ var templates_pg =
[ "CMSIS-Core Processor Files", "templates_pg.html#CMSIS_Processor_files", null ],
[ "Device Examples", "templates_pg.html#device_examples", null ],
[ "Template Files", "templates_pg.html#template_files_sec", null ],
- [ "Startup File startup_<device>.s", "startup_s_pg.html", [
+ [ "Startup File startup_<device>.c", "startup_c_pg.html", [
+ [ "startup_Device.c Template File", "startup_c_pg.html#startup_c_sec", null ]
+ ] ],
+ [ "Startup File startup_<device>.s (deprecated)", "startup_s_pg.html", [
[ "startup_Device.s Template File", "startup_s_pg.html#startup_s_sec", null ]
] ],
[ "System Configuration Files system_<device>.c and system_<device>.h", "system_c_pg.html", [
diff --git a/docs/Core/html/unionAPSR__Type.html b/docs/Core/html/unionAPSR__Type.html
index 47c8164..a531a96 100644
--- a/docs/Core/html/unionAPSR__Type.html
+++ b/docs/Core/html/unionAPSR__Type.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -254,7 +254,7 @@ Data Fields</h2></td></tr>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="unionAPSR__Type.html">APSR_Type</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/unionCONTROL__Type.html b/docs/Core/html/unionCONTROL__Type.html
index 89314db..5ab7300 100644
--- a/docs/Core/html/unionCONTROL__Type.html
+++ b/docs/Core/html/unionCONTROL__Type.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -224,7 +224,7 @@ Data Fields</h2></td></tr>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="unionCONTROL__Type.html">CONTROL_Type</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/unionIPSR__Type.html b/docs/Core/html/unionIPSR__Type.html
index e36bca0..f252549 100644
--- a/docs/Core/html/unionIPSR__Type.html
+++ b/docs/Core/html/unionIPSR__Type.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -194,7 +194,7 @@ Data Fields</h2></td></tr>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="unionIPSR__Type.html">IPSR_Type</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/unionxPSR__Type.html b/docs/Core/html/unionxPSR__Type.html
index 017f0a1..1a6864d 100644
--- a/docs/Core/html/unionxPSR__Type.html
+++ b/docs/Core/html/unionxPSR__Type.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -299,7 +299,7 @@ Data Fields</h2></td></tr>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="unionxPSR__Type.html">xPSR_Type</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:26 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/using_ARM_pg.html b/docs/Core/html/using_ARM_pg.html
index 551b056..5662223 100644
--- a/docs/Core/html/using_ARM_pg.html
+++ b/docs/Core/html/using_ARM_pg.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -130,6 +130,7 @@ $(document).ready(function(){initNavTree('using_ARM_pg.html','');});
<tr>
<td>".\Device\ARM\ARMSC300" </td><td>SecurCore SC300 </td><td>Contains <b>Include</b> and <b>Source</b> template files configured for the SecurCore SC300 processor. The device name is ARMSC300 and the name of the <a class="el" href="device_h_pg.html">Device Header File &lt;device.h&gt;</a> is &lt;ARMSC300.h&gt;. </td></tr>
</table>
+<dl class="section note"><dt>Note</dt><dd>CMSIS-Pack provides the <b>#define CMSIS_header_file</b> in <a href="../../Pack/html/pdsc_components_pg.html#RTE_Components_h"><b>RTE_Components.h</b></a> which gives you access to the <b><em>device</em>.h</b> file of a project. This allows you to generate generic software components that adjust to the device settings.</dd></dl>
<h1><a class="anchor" id="using_ARM_Lib_sec"></a>
Create generic Libraries with CMSIS</h1>
<p>The CMSIS Processor and Core Peripheral files allow also to create generic libraries. The <a href="../../DSP/html/index.html"><b>CMSIS-DSP</b> </a> Libraries are an example for such a generic library.</p>
@@ -157,7 +158,7 @@ Create generic Libraries with CMSIS</h1>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="using_pg.html">Using CMSIS in Embedded Applications</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/using_CMSIS.html b/docs/Core/html/using_CMSIS.html
index dbd6688..1a7f0b0 100644
--- a/docs/Core/html/using_CMSIS.html
+++ b/docs/Core/html/using_CMSIS.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -148,7 +148,7 @@ $(document).ready(function(){initNavTree('using_CMSIS.html','');});
<div class="line"> </div>
<div class="line"> </div>
<div class="line"><span class="comment">// The processor clock is initialized by CMSIS startup + system file</span></div>
-<div class="line"><span class="keywordtype">void</span> main (<span class="keywordtype">void</span>) { <span class="comment">// user application starts here</span></div>
+<div class="line"><span class="keywordtype">void</span> main (<span class="keywordtype">void</span>) { <span class="comment">// user application starts here</span></div>
<div class="line"> Device_Initialization (); <span class="comment">// Configure &amp; Initialize MCU</span></div>
<div class="line"> <span class="keywordflow">while</span> (1) { <span class="comment">// Endless Loop (the Super-Loop)</span></div>
<div class="line"> <a class="code" href="group__Core__Register__gr.html#gaeb8e5f7564a8ea23678fe3c987b04013">__disable_irq</a> (); <span class="comment">// Disable all interrupts</span></div>
@@ -159,13 +159,16 @@ $(document).ready(function(){initNavTree('using_CMSIS.html','');});
<div class="line"> WaitForTick (); <span class="comment">// Synchronize to SysTick Timer</span></div>
<div class="line"> }</div>
<div class="line">}</div>
+</div><!-- fragment --><p>CMSIS-Pack provides the <b>#define CMSIS_header_file</b> in <a href="../../Pack/html/pdsc_components_pg.html#RTE_Components_h"><b>RTE_Components.h</b></a> which gives you access to the <b><em>device</em>.h</b> file of a project. This allows you to generate generic software components that use the device selected in a project.</p>
+<div class="fragment"><div class="line"><span class="preprocessor">#include &quot;RTE_Components.h&quot;</span> <span class="comment">// include information about project configuration</span></div>
+<div class="line"><span class="preprocessor">#include CMSIS_device_header // include &lt;device&gt;.h file</span></div>
</div><!-- fragment --> </div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="using_pg.html">Using CMSIS in Embedded Applications</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/using_TrustZone_pg.html b/docs/Core/html/using_TrustZone_pg.html
index 1604bbb..8c2ce99 100644
--- a/docs/Core/html/using_TrustZone_pg.html
+++ b/docs/Core/html/using_TrustZone_pg.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -197,14 +197,14 @@ RTOS Thread Context Management</h2>
<div class="caption">
RTOS Thread Context Management for Armv8-M TrustZone</div></div>
<p> To allocate the context memory for threads, an RTOS kernel that runs in <em>non-secure state</em> calls the interface functions defined by the header file <b>TZ_context.h</b>. The <b>TZ_context</b> functions itself are part of the <em>secure state</em> application. An minimum implementation is provided as part of RTOS2 and should handle the secure stack for the thread execution. However it is also possible to implement the context memory management system with additional features such as access control to <em>secure state</em> memory regions using an MPU.</p>
-<p>The API functions of <b>TZ_context</b> are described in the chapter <a href="Modules.html"><b>Reference</b> </a> under <a class="el" href="group__trustzone__functions.html">TrustZone for Armv8-M</a> - <a class="el" href="group__context__trustzone__functions.html">RTOS Context Management</a>.</p>
+<p>The API functions of <b>TZ_context</b> are described in the chapter <a href="Modules.html"><b>Reference</b> </a> under <a class="el" href="group__trustzone__functions.html">TrustZone for Armv8-M/v8.1-M</a> - <a class="el" href="group__context__trustzone__functions.html">RTOS Context Management</a>.</p>
<p>Refer to <a class="el" href="using_TrustZone_pg.html#Example_TrustZone">Program Examples</a> for RTOS examples that provide a template implementation for <b>TZ_context.c</b>. </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/using_VTOR_pg.html b/docs/Core/html/using_VTOR_pg.html
index 38958cc..b3b0a39 100644
--- a/docs/Core/html/using_VTOR_pg.html
+++ b/docs/Core/html/using_VTOR_pg.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -115,9 +115,9 @@ $(document).ready(function(){initNavTree('using_VTOR_pg.html','');});
<div class="fragment"><div class="line"><span class="preprocessor">#include &quot;ARMCM3.h&quot;</span> <span class="comment">// Device header</span></div>
<div class="line"> </div>
<div class="line"><span class="comment">/* externals from startup_ARMCM3.s */</span></div>
-<div class="line"><span class="keyword">extern</span> uint32_t __Vectors[]; <span class="comment">/* vector table ROM */</span></div>
+<div class="line"><span class="keyword">extern</span> uint32_t __Vectors[]; <span class="comment">/* vector table ROM */</span></div>
<div class="line"> </div>
-<div class="line"><span class="preprocessor">#define VECTORTABLE_SIZE (256) </span><span class="comment">/* size Cortex-M3 vector table */</span><span class="preprocessor"></span></div>
+<div class="line"><span class="preprocessor">#define VECTORTABLE_SIZE (256) </span><span class="comment">/* size Cortex-M3 vector table */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor"></span><span class="preprocessor">#define VECTORTABLE_ALIGNMENT (0x100ul) </span><span class="comment">/* 16 Cortex + 32 ARMCM3 = 48 words */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor"></span> <span class="comment">/* next power of 2 = 256 */</span></div>
<div class="line"> </div>
@@ -129,7 +129,7 @@ $(document).ready(function(){initNavTree('using_VTOR_pg.html','');});
<div class="line"><span class="comment"> *----------------------------------------------------------------------------*/</span></div>
<div class="line"><span class="keyword">volatile</span> uint32_t msTicks = 0; <span class="comment">/* counts 1ms timeTicks */</span></div>
<div class="line"><span class="keywordtype">void</span> SysTick_Handler(<span class="keywordtype">void</span>) {</div>
-<div class="line"> msTicks++; <span class="comment">/* increment counter */</span></div>
+<div class="line"> msTicks++; <span class="comment">/* increment counter */</span></div>
<div class="line">}</div>
<div class="line"> </div>
<div class="line"><span class="comment">/*----------------------------------------------------------------------------</span></div>
@@ -137,7 +137,7 @@ $(document).ready(function(){initNavTree('using_VTOR_pg.html','');});
<div class="line"><span class="comment"> *----------------------------------------------------------------------------*/</span></div>
<div class="line"><span class="keyword">volatile</span> uint32_t msTicks_RAM = 0; <span class="comment">/* counts 1ms timeTicks */</span></div>
<div class="line"><span class="keywordtype">void</span> SysTick_Handler_RAM(<span class="keywordtype">void</span>) {</div>
-<div class="line"> msTicks_RAM++; <span class="comment">/* increment counter */</span></div>
+<div class="line"> msTicks_RAM++; <span class="comment">/* increment counter */</span></div>
<div class="line">}</div>
<div class="line"> </div>
<div class="line"><span class="comment">/*----------------------------------------------------------------------------</span></div>
@@ -151,7 +151,7 @@ $(document).ready(function(){initNavTree('using_VTOR_pg.html','');});
<div class="line"> }</div>
<div class="line"> <span class="comment">/* replace SysTick Handler */</span></div>
<div class="line"> vectorTable_RAM[<a class="code" href="group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> + 16] = (uint32_t)SysTick_Handler_RAM;</div>
-<div class="line"> </div>
+<div class="line"> </div>
<div class="line"> <span class="comment">/* relocate vector table */</span> </div>
<div class="line"> <a class="code" href="group__Core__Register__gr.html#gaeb8e5f7564a8ea23678fe3c987b04013">__disable_irq</a>();</div>
<div class="line"> SCB-&gt;VTOR = (uint32_t)&amp;vectorTable_RAM;</div>
@@ -169,7 +169,7 @@ $(document).ready(function(){initNavTree('using_VTOR_pg.html','');});
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="using_pg.html">Using CMSIS in Embedded Applications</a></li>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
diff --git a/docs/Core/html/using_pg.html b/docs/Core/html/using_pg.html
index b82e1c9..69b9a73 100644
--- a/docs/Core/html/using_pg.html
+++ b/docs/Core/html/using_pg.html
@@ -32,7 +32,7 @@
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-M)
- &#160;<span id="projectnumber">Version 5.1.2</span>
+ &#160;<span id="projectnumber">Version 5.3.0</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
</td>
@@ -113,12 +113,12 @@ $(document).ready(function(){initNavTree('using_pg.html','');});
<div class="contents">
<div class="textblock"><p>To use the CMSIS-Core (Cortex-M) the following files are added to the embedded application:</p>
<ul>
-<li><a class="el" href="startup_s_pg.html">Startup File startup_&lt;device&gt;.s</a> with reset handler and exception vectors.</li>
+<li><a class="el" href="startup_c_pg.html">Startup File startup_&lt;device&gt;.c</a> (formerly <a class="el" href="startup_s_pg.html">Startup File startup_&lt;device&gt;.s (deprecated)</a>) with reset handler and exception vectors.</li>
<li><a class="el" href="system_c_pg.html">System Configuration Files system_&lt;device&gt;.c and system_&lt;device&gt;.h</a> with general device configuration (i.e. for clock and BUS setup).</li>
<li><a class="el" href="device_h_pg.html">Device Header File &lt;device.h&gt;</a> gives access to processor core and all peripherals.</li>
</ul>
-<dl class="section note"><dt>Note</dt><dd>The files <a class="el" href="startup_s_pg.html">Startup File startup_&lt;device&gt;.s</a> and <a class="el" href="system_c_pg.html">System Configuration Files system_&lt;device&gt;.c and system_&lt;device&gt;.h</a> may require application specific adaptations and therefore should be copied into the application project folder prior configuration. The <a class="el" href="device_h_pg.html">Device Header File &lt;device.h&gt;</a> is included in all source files that need device access and can be stored on a central include folder that is generic for all projects.</dd></dl>
-<p>The <a class="el" href="startup_s_pg.html">Startup File startup_&lt;device&gt;.s</a> is executed after reset and calls <a class="el" href="group__system__init__gr.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a>. After the system initialization control is transferred to the C/C++ run-time library which performs initialization and calls the <b>main</b> function in the user code. In addition the <a class="el" href="startup_s_pg.html">Startup File startup_&lt;device&gt;.s</a> contains all exception and interrupt vectors and implements a default function for every interrupt. It may also contain stack and heap configurations for the user application.</p>
+<dl class="section note"><dt>Note</dt><dd>The files <a class="el" href="startup_c_pg.html">Startup File startup_&lt;device&gt;.c</a> (or <a class="el" href="startup_s_pg.html">Startup File startup_&lt;device&gt;.s (deprecated)</a>) and <a class="el" href="system_c_pg.html">System Configuration Files system_&lt;device&gt;.c and system_&lt;device&gt;.h</a> may require application specific adaptations and therefore should be copied into the application project folder prior configuration. The <a class="el" href="device_h_pg.html">Device Header File &lt;device.h&gt;</a> is included in all source files that need device access and can be stored on a central include folder that is generic for all projects.</dd></dl>
+<p>The <a class="el" href="startup_c_pg.html">Startup File startup_&lt;device&gt;.c</a> (or <a class="el" href="startup_s_pg.html">Startup File startup_&lt;device&gt;.s (deprecated)</a>) is executed after reset and calls <a class="el" href="group__system__init__gr.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a>. After the system initialization control is transferred to the C/C++ run-time library which performs initialization and calls the <b>main</b> function in the user code. In addition the <a class="el" href="startup_c_pg.html">Startup File startup_&lt;device&gt;.c</a> (or <a class="el" href="startup_s_pg.html">Startup File startup_&lt;device&gt;.s (deprecated)</a>) contains all exception and interrupt vectors and implements a default function for every interrupt. It may also contain stack and heap configurations for the user application.</p>
<p>The <a class="el" href="system_c_pg.html">System Configuration Files system_&lt;device&gt;.c and system_&lt;device&gt;.h</a> performs the setup for the processor clock. The variable <a class="el" href="group__system__init__gr.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> indicates the CPU clock speed. <a class="el" href="group__system__init__gr.html">System and Clock Configuration</a> describes the minimum feature set. In addition the file may contain functions for the memory BUS setup and clock re-configuration.</p>
<p>The <a class="el" href="device_h_pg.html">Device Header File &lt;device.h&gt;</a> is the central include file that the application programmer is using in the C source code. It provides the following features:</p>
<ul>
@@ -129,23 +129,24 @@ $(document).ready(function(){initNavTree('using_pg.html','');});
<li><a class="el" href="group__SysTick__gr.html">Systick Timer (SYSTICK)</a> function to configure and start a periodic timer interrupt.</li>
<li><a class="el" href="group__ITM__Debug__gr.html">Debug Access</a> are functions that allow printf-style I/O via the CoreSight Debug Unit and ITM communication.</li>
</ul>
+<p>CMSIS-Pack provides the <b>#define CMSIS_header_file</b> in <a href="../../Pack/html/pdsc_components_pg.html#RTE_Components_h"><b>RTE_Components.h</b></a> which gives you access to this <b><em>device</em>.h</b> file.</p>
<div class="image">
<img src="CMSIS_CORE_Files_user.png" alt="CMSIS_CORE_Files_user.png"/>
<div class="caption">
CMSIS-Core (Cortex-M) User Files</div></div>
-<p> The CMSIS-Core (Cortex-M) are device specific. In addition, the <a class="el" href="startup_s_pg.html">Startup File startup_&lt;device&gt;.s</a> is also compiler vendor specific. The various compiler vendor tool chains may provide folders that contain the CMSIS files for each supported device.</p>
-<p>For example, the following files are provided in MDK to support the STM32F10x Connectivity Line device variants:</p>
+<p> The CMSIS-Core (Cortex-M) system files are device specific. In addition, the deprecated <a class="el" href="startup_s_pg.html">Startup File startup_&lt;device&gt;.s (deprecated)</a> is also compiler vendor specific. The versions provided by CMSIS are only generic templates. The adopted versions for a concrete device are typically provided by the device vendor through the according device familiy pack (DFP).</p>
+<p>For example, the following files are provided by the STM32F10x device family pack:</p>
<table class="cmtable">
<tr>
<th>File </th><th>Description </th></tr>
<tr>
-<td>".\ARM\Startup\ST\STM32F10x\startup_stm32f10x_cl.s" </td><td><a class="el" href="startup_s_pg.html">Startup File startup_&lt;device&gt;.s</a> for the STM32F10x Connectivity Line device variants. </td></tr>
+<td>".\Device\Source\ARM\startup_stm32f10x_cl.s" </td><td><a class="el" href="startup_s_pg.html">Startup File startup_&lt;device&gt;.s (deprecated)</a> for the STM32F10x Connectivity Line device variants. </td></tr>
<tr>
-<td>".\ARM\Startup\ST\STM32F10x\system_stmf10x.c" </td><td><a class="el" href="system_c_pg.html">System Configuration Files system_&lt;device&gt;.c and system_&lt;device&gt;.h</a> for the STM32F10x device families. </td></tr>
+<td>".\Device\Source\system_stmf10x.c" </td><td><a class="el" href="system_c_pg.html">System Configuration Files system_&lt;device&gt;.c and system_&lt;device&gt;.h</a> for the STM32F10x device families. </td></tr>
<tr>
-<td>".\ARM\INC\ST\STM32F10x\stm32f10x.h" </td><td><a class="el" href="device_h_pg.html">Device Header File &lt;device.h&gt;</a> for the STM32F10x device families. </td></tr>
+<td>".\Device\Include\stm32f10x.h" </td><td><a class="el" href="device_h_pg.html">Device Header File &lt;device.h&gt;</a> for the STM32F10x device families. </td></tr>
<tr>
-<td>".\ARM\INC\ST\STM32F10x\system_stm32f10x.h" </td><td><a class="el" href="system_c_pg.html#system_Device_h_sec">system_Device.h Template File</a> for the STM32F10x device families. </td></tr>
+<td>".\Device\Include\system_stm32f10x.h" </td><td><a class="el" href="system_c_pg.html#system_Device_h_sec">system_Device.h Template File</a> for the STM32F10x device families. </td></tr>
</table>
<dl class="section note"><dt>Note</dt><dd>The silicon vendors create these device-specific CMSIS-Core (Cortex-M) files based on <a class="el" href="templates_pg.html">CMSIS-Core Device Templates</a> provide by Arm.</dd></dl>
<p>Thereafter, the functions described under <a href="Modules.html"><b>Reference</b> </a> can be used in the application.</p>
@@ -160,7 +161,7 @@ CMSIS-Core (Cortex-M) User Files</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
- <li class="footer">Generated on Wed Aug 1 2018 17:12:08 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
+ <li class="footer">Generated on Wed Jul 10 2019 15:20:25 for CMSIS-Core (Cortex-M) Version 5.3.0 by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6