summaryrefslogtreecommitdiff
path: root/docs/Core/html/templates_pg.js
diff options
context:
space:
mode:
authorAli Labbene <ali.labbene@st.com>2019-12-11 08:59:21 +0100
committerAli Labbene <ali.labbene@st.com>2019-12-16 16:35:24 +0100
commit9f95ff5b6ba01db09552b84a0ab79607060a2666 (patch)
tree8a6e0dda832555c692307869aed49d07ee7facfe /docs/Core/html/templates_pg.js
parent76177aa280494bb36d7a0bcbda1078d4db717020 (diff)
downloadst-cmsis-core-lowfat-9f95ff5b6ba01db09552b84a0ab79607060a2666.tar.gz
st-cmsis-core-lowfat-9f95ff5b6ba01db09552b84a0ab79607060a2666.tar.bz2
st-cmsis-core-lowfat-9f95ff5b6ba01db09552b84a0ab79607060a2666.zip
Official ARM version: v5.4.0
Add CMSIS V5.4.0, please refer to index.html available under \docs folder. Note: content of \CMSIS\Core\Include has been copied under \Include to keep the same structure used in existing projects, and thus avoid projects mass update Note: the following components have been removed from ARM original delivery (as not used in ST packages) - CMSIS_EW2018.pdf - .gitattributes - .gitignore - \Device - \CMSIS - \CoreValidation - \DAP - \Documentation - \DoxyGen - \Driver - \Pack - \RTOS\CMSIS_RTOS_Tutorial.pdf - \RTOS\RTX - \RTOS\Template - \RTOS2\RTX - \Utilities - All ARM/GCC projects files are deleted from \DSP, \RTOS and \RTOS2 Change-Id: Ia026c3f0f0d016627a4fb5a9032852c33d24b4d3
Diffstat (limited to 'docs/Core/html/templates_pg.js')
-rw-r--r--docs/Core/html/templates_pg.js26
1 files changed, 26 insertions, 0 deletions
diff --git a/docs/Core/html/templates_pg.js b/docs/Core/html/templates_pg.js
new file mode 100644
index 0000000..d47081f
--- /dev/null
+++ b/docs/Core/html/templates_pg.js
@@ -0,0 +1,26 @@
+var templates_pg =
+[
+ [ "CMSIS-Core Processor Files", "templates_pg.html#CMSIS_Processor_files", null ],
+ [ "Device Examples", "templates_pg.html#device_examples", null ],
+ [ "Template Files", "templates_pg.html#template_files_sec", null ],
+ [ "Startup File startup_<device>.s", "startup_s_pg.html", [
+ [ "startup_Device.s Template File", "startup_s_pg.html#startup_s_sec", null ]
+ ] ],
+ [ "System Configuration Files system_<device>.c and system_<device>.h", "system_c_pg.html", [
+ [ "system_Device.c Template File", "system_c_pg.html#system_Device_sec", null ],
+ [ "system_Device.h Template File", "system_c_pg.html#system_Device_h_sec", null ]
+ ] ],
+ [ "Device Header File <device.h>", "device_h_pg.html", [
+ [ "Interrupt Number Definition", "device_h_pg.html#interrupt_number_sec", null ],
+ [ "Configuration of the Processor and Core Peripherals", "device_h_pg.html#core_config_sect", null ],
+ [ "CMSIS Version and Processor Information", "device_h_pg.html#core_version_sect", null ],
+ [ "Device Peripheral Access Layer", "device_h_pg.html#device_access", null ],
+ [ "Device.h Template File", "device_h_pg.html#device_h_sec", null ]
+ ] ],
+ [ "System Partition Header File partition_<device>.h", "partition_h_pg.html", [
+ [ "SAU CTRL register settings", "partition_h_pg.html#sau_ctrlregister_sec", null ],
+ [ "Configuration of the SAU Address Regions", "partition_h_pg.html#sau_regions_sect", null ],
+ [ "Configuration of Sleep and Exception behaviour", "partition_h_pg.html#sau_sleepexception_sec", null ],
+ [ "Configuration of Interrupt Target settings", "partition_h_pg.html#sau_interrupttarget_sec", null ]
+ ] ]
+]; \ No newline at end of file