Official ARM version: v5.4.0

    Add CMSIS V5.4.0, please refer to index.html available under \docs folder.

    Note: content of \CMSIS\Core\Include has been copied under \Include to keep the same structure
         used in existing projects, and thus avoid projects mass update
    Note: the following components have been removed from ARM original delivery (as not used in ST packages)
        - CMSIS_EW2018.pdf
        - .gitattributes
        - .gitignore
        - \Device
        - \CMSIS
           - \CoreValidation
		   - \DAP
           - \Documentation
           - \DoxyGen
           - \Driver
           - \Pack
           - \RTOS\CMSIS_RTOS_Tutorial.pdf
           - \RTOS\RTX
           - \RTOS\Template
           - \RTOS2\RTX
           - \Utilities
           - All ARM/GCC projects files are deleted from \DSP, \RTOS and \RTOS2

Change-Id: Ia026c3f0f0d016627a4fb5a9032852c33d24b4d3

1 files changed, 31 insertions, 0 deletions

diff --git a/docs/Core/html/search/all_8.js b/docs/Core/html/search/all_8.js
new file mode 100644
index 0000000..bffb45a
--- /dev/null
+++ b/docs/Core/html/search/all_8.js
@@ -0,0 +1,31 @@
+var searchData=
+[
+  ['iabr',['IABR',['../structNVIC__Type.html#a4bca5452748ba84d64536fb6a5d795af',1,'NVIC_Type']]],
+  ['i_2dcache_20functions',['I-Cache Functions',['../group__Icache__functions__m7.html',1,'']]],
+  ['icer',['ICER',['../structNVIC__Type.html#a245df8bac1da05c39eadabede9323203',1,'NVIC_Type']]],
+  ['icpr',['ICPR',['../structNVIC__Type.html#a8d8f45d9c5c67bba3c153c55574bac95',1,'NVIC_Type']]],
+  ['icsr',['ICSR',['../structSCB__Type.html#a0ca18ef984d132c6bf4d9b61cd00f05a',1,'SCB_Type']]],
+  ['ictr',['ICTR',['../structSCnSCB__Type.html#a34ec1d771245eb9bd0e3ec9336949762',1,'SCnSCB_Type']]],
+  ['imcr',['IMCR',['../structITM__Type.html#ae2ce4d3a54df2fd11a197ccac4406cd0',1,'ITM_Type']]],
+  ['intrinsic_20functions_20for_20cpu_20instructions',['Intrinsic Functions for CPU Instructions',['../group__intrinsic__CPU__gr.html',1,'']]],
+  ['intrinsic_20functions_20for_20simd_20instructions_20_5bonly_20cortex_2dm4_20and_20cortex_2dm7_5d',['Intrinsic Functions for SIMD Instructions [only Cortex-M4 and Cortex-M7]',['../group__intrinsic__SIMD__gr.html',1,'']]],
+  ['ip',['IP',['../structNVIC__Type.html#a7ff7364a4260df67a2784811e8da4efd',1,'NVIC_Type']]],
+  ['ipsr_5ftype',['IPSR_Type',['../unionIPSR__Type.html',1,'']]],
+  ['irqn_5ftype',['IRQn_Type',['../group__NVIC__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8',1,'Ref_NVIC.txt']]],
+  ['irr',['IRR',['../structITM__Type.html#a66eb82a070953f09909f39b8e516fb91',1,'ITM_Type']]],
+  ['isar',['ISAR',['../structSCB__Type.html#ae0136a2d2d3c45f016b2c449e92b2066',1,'SCB_Type']]],
+  ['iser',['ISER',['../structNVIC__Type.html#a9fccef5a60a0d5e81fcd7869a6274f47',1,'NVIC_Type']]],
+  ['ispr',['ISPR',['../structNVIC__Type.html#a8f731a9f428efc86e8d311b52ce823d0',1,'NVIC_Type']]],
+  ['isr',['ISR',['../unionIPSR__Type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5',1,'IPSR_Type::ISR()'],['../unionxPSR__Type.html#a3e9120dcf1a829fc8d2302b4d0673970',1,'xPSR_Type::ISR()']]],
+  ['it',['IT',['../unionxPSR__Type.html#a3200966922a194d84425e2807a7f1328',1,'xPSR_Type']]],
+  ['itatbctr0',['ITATBCTR0',['../structTPI__Type.html#aaa573b2e073e76e93c51ecec79c616d0',1,'TPI_Type']]],
+  ['itatbctr2',['ITATBCTR2',['../structTPI__Type.html#ab358319b969d3fed0f89bbe33e9f1652',1,'TPI_Type']]],
+  ['itctrl',['ITCTRL',['../structTPI__Type.html#aaa4c823c10f115f7517c82ef86a5a68d',1,'TPI_Type']]],
+  ['itm_5fcheckchar',['ITM_CheckChar',['../group__ITM__Debug__gr.html#ga7f9bbabd9756d1a7eafb2d9bf27e0535',1,'Ref_Debug.txt']]],
+  ['itm_5freceivechar',['ITM_ReceiveChar',['../group__ITM__Debug__gr.html#ga37b8f41cae703b5ff6947e271065558c',1,'Ref_Debug.txt']]],
+  ['itm_5frxbuffer',['ITM_RxBuffer',['../group__ITM__Debug__gr.html#ga12e68e55a7badc271b948d6c7230b2a8',1,'Ref_Debug.txt']]],
+  ['itm_5fsendchar',['ITM_SendChar',['../group__ITM__Debug__gr.html#gaaa7c716331f74d644bf6bf25cd3392d1',1,'Ref_Debug.txt']]],
+  ['itm_5ftype',['ITM_Type',['../structITM__Type.html',1,'']]],
+  ['iwr',['IWR',['../structITM__Type.html#aa9da04891e48d1a2f054de186e9c4c94',1,'ITM_Type']]],
+  ['interrupts_20and_20exceptions_20_28nvic_29',['Interrupts and Exceptions (NVIC)',['../group__NVIC__gr.html',1,'']]]
+];