summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2018-11-29Some small fixes, add silk artworkjaseg33-14137/+165325
2018-11-27pcb: Add BOMjaseg11-10/+3645
2018-11-27pcb: Add project info to silk and do gerber exportjaseg14-621/+78194
2018-11-22PCB silk: hide testpoint referencesjaseg1-77/+77
2018-11-22Further PCB cleanup, initial silk cleanupjaseg4-4188/+4740
2018-11-21Some cleanupsjaseg5-5176/+5594
2018-11-21Initial PCB draftjaseg9-1663/+32398
2018-11-19Add old architecture documentsjaseg6-0/+284
2018-11-17Initial schematic commitjaseg27-2602/+5500
2017-07-31Boot, UART workingjaseg7-115/+367
2017-07-30USB HID host code importjaseg11-324/+1388
2017-07-30Initial commit, blink workingjaseg10-0/+1293