summaryrefslogtreecommitdiff
path: root/hw1/hw1.sch
AgeCommit message (Collapse)AuthorFilesLines
2018-02-02hw1: add exampe part number for fx2la part numberKarl Palsson1-0/+1
2017-12-31hw1: use explicit 10103594-0001LF partKarl Palsson1-1/+1
better fit
2017-12-29hw1: discover reversed numbering on arduino connectorsKarl Palsson1-3/+3
joy. Fixed now against nucleo64 manuals.
2017-12-29hw1: more silk cleanupKarl Palsson1-18/+20
2017-12-27hw1: drop arduinno style holes and board shapeKarl Palsson1-56/+3
More to go, nno need for the silk and dead shapes, we just needed the pin spacings
2017-12-27hw1: test points, cleanup 3d viewKarl Palsson1-31/+140
Fixed boot0 to be tied down, will be programmed via swd. Added test points for spare pins where easy Fixed some footprints to make the 3d view pretty.
2017-12-17"fix" grounds by tracks into pourKarl Palsson1-599/+619
"finish" routing, ignore DRC violations from disconnected usb shield on pin 6. Add boot0 jumper pad "just in case" but really kinda dumb, we've got a debug header on it. Why bother with this? Change paper size in schema to get more space. TODO: add silk? TODO: replace "arduino" shape with just the pinpoints.
2017-12-11hw1: continued, just intermediate progress saveKarl Palsson1-26/+26
wtf kicad, why aren't my grounds connected?!
2017-11-20hw1: add crystal, more commentaryKarl Palsson1-170/+233
probably need a crystal for usb :) still needs footrints, will probably be any old 3225 part.
2017-11-19hw1: begin routing.Karl Palsson1-8/+9
Spun the host, laid most signal tracks. todo: vcc, ground pour, then shuffle all LA connectors for ease of routing.
2017-11-17hw1: apparently _actually_ save the fileKarl Palsson1-50/+14
2017-11-17hw1: add in/out caps to 3v3Karl Palsson1-25/+83
2017-11-17hw1: schematic "finished" ?Karl Palsson1-184/+422
have I committed enough files for others to even open this?
2017-10-07WIP: hardware test partner round 1Karl Palsson1-0/+737
Not sure which kicad files are necessary and which are local yet! Goal: fixed "host" board (this board) with socket for _any_ Nucleo64 st board, giving access to test: * DAC->ADC (both directions) * I2C (both directions) * SPI (both directions) * Uart (both directions) a socket for a cheap fx2 based logic analyser will be included, so that sigrok can be used to capture tests of the actual line states.