Age | Commit message (Collapse) | Author | Files | Lines | |
---|---|---|---|---|---|
2017-12-27 | hw1: test points, cleanup 3d view | Karl Palsson | 1 | -1/+1 | |
Fixed boot0 to be tied down, will be programmed via swd. Added test points for spare pins where easy Fixed some footprints to make the 3d view pretty. | |||||
2017-11-17 | hw1: schematic "finished" ? | Karl Palsson | 1 | -1/+12 | |
have I committed enough files for others to even open this? | |||||
2017-10-07 | WIP: hardware test partner round 1 | Karl Palsson | 1 | -0/+62 | |
Not sure which kicad files are necessary and which are local yet! Goal: fixed "host" board (this board) with socket for _any_ Nucleo64 st board, giving access to test: * DAC->ADC (both directions) * I2C (both directions) * SPI (both directions) * Uart (both directions) a socket for a cheap fx2 based logic analyser will be included, so that sigrok can be used to capture tests of the actual line states. |