summaryrefslogtreecommitdiff
path: root/gm_platform/platform
diff options
context:
space:
mode:
authorjaseg <git@jaseg.net>2020-02-04 16:49:58 +0100
committerjaseg <git@jaseg.net>2020-02-04 16:49:58 +0100
commit3e782060fb42ca0a13c3927e00ff4f388f79156e (patch)
tree6083b424ee2669ece251c794c84de4e9dfeb5ecd /gm_platform/platform
parenta6f75b2ce5f4a6d7d625d1753b97c075fc069705 (diff)
downloadmaster-thesis-3e782060fb42ca0a13c3927e00ff4f388f79156e.tar.gz
master-thesis-3e782060fb42ca0a13c3927e00ff4f388f79156e.tar.bz2
master-thesis-3e782060fb42ca0a13c3927e00ff4f388f79156e.zip
Working on analysis
Diffstat (limited to 'gm_platform/platform')
-rw-r--r--gm_platform/platform/platform.sch2
1 files changed, 1 insertions, 1 deletions
diff --git a/gm_platform/platform/platform.sch b/gm_platform/platform/platform.sch
index 8483ed7..40bb140 100644
--- a/gm_platform/platform/platform.sch
+++ b/gm_platform/platform/platform.sch
@@ -3021,5 +3021,5 @@ F 5 "SDCIT/8GB" H 12700 7050 50 0001 C CNN "Reichelt"
1 0 0 -1
$EndComp
Text Notes 850 11050 0 50 ~ 0
-TO-DO\n* Add adc buffer op amp\n* join input resistors, adjust divider\n* earth secondary side\n* add slots for large isolation barrier\n* add slots for small isolation barrier\n* fixup/remove ocxo footprint\n* fixup converter footprint, use smaller part? use 5V one and power raspi?\n* remove uart isolation?\n* fix fuse rating\n* remove one fuse\n* remove lid switches?\n* fixup incorrect bom items\n* CH340 V3 cap -> 100n\n* replace CH340 w/ silabs cp2102\n* replace optocoupler pullups w/ 350R
+TO-DO\n* Add adc buffer op amp\n* join input resistors, adjust divider\n* earth secondary side\n* add slots for large isolation barrier\n* add slots for small isolation barrier\n* fixup/remove ocxo footprint\n* fixup converter footprint, use smaller part? use 5V one and power raspi?\n* remove uart isolation?\n* fix fuse rating\n* remove one fuse\n* remove lid switches?\n* fixup incorrect bom items\n* CH340 V3 cap -> 100n\n* replace CH340 w/ silabs cp2102\n* replace optocoupler pullups w/ 350R\n* Remove 3V6 limiting zener in vmeas circuit
$EndSCHEMATC