summaryrefslogtreecommitdiff
path: root/gerbonara/tests/resources/altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.RUL
blob: d6f47f861865a8be129f19e00aab1ce5ac93b1a6 (plain)
1
2
3
4
5
6
7
DRC Rules Export File for PCB: E:\Saniok\Lime Micro\Lime PCBs\LimeSDR-QPCIe_1v2\AltiumDesigner Design files\PCB\LimeSDR-QPCIe_1v2.PcbDoc
RuleKind=Width|RuleName=Width_ClumsyConnection|Scope=Board|Minimum=3.94
RuleKind=ShortCircuit|RuleName=ShortCircuit_RTC_pin4|Scope=Board|Allowed=1
RuleKind=Width|RuleName=Width|Scope=Board|Minimum=3.94
RuleKind=ShortCircuit|RuleName=ShortCircuit|Scope=Board|Allowed=0
RuleKind=Clearance|RuleName=Clearance|Scope=Board|Minimum=3.94
RuleKind=SolderMaskExpansion|RuleName=SolderMaskExpansion|Scope=Board|Minimum=1.97