summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
Diffstat
-rw-r--r--gerbonara/gerber/tests/resources/easyeda/__MACOSX/AISU/._.DS_Storebin120 -> 0 bytes
-rw-r--r--gerbonara/gerber/tests/resources/easyeda/__MACOSX/AISU/._Gerber_TopPasteMaskLayer.gtp.top.solderpaste.svgbin176 -> 0 bytes
-rw-r--r--gerbonara/gerber/tests/test_rs274x.py182
3 files changed, 182 insertions, 0 deletions
diff --git a/gerbonara/gerber/tests/resources/easyeda/__MACOSX/AISU/._.DS_Store b/gerbonara/gerber/tests/resources/easyeda/__MACOSX/AISU/._.DS_Store
deleted file mode 100644
index a5b28df..0000000
--- a/gerbonara/gerber/tests/resources/easyeda/__MACOSX/AISU/._.DS_Store
+++ /dev/null
Binary files differ
diff --git a/gerbonara/gerber/tests/resources/easyeda/__MACOSX/AISU/._Gerber_TopPasteMaskLayer.gtp.top.solderpaste.svg b/gerbonara/gerber/tests/resources/easyeda/__MACOSX/AISU/._Gerber_TopPasteMaskLayer.gtp.top.solderpaste.svg
deleted file mode 100644
index 9588e49..0000000
--- a/gerbonara/gerber/tests/resources/easyeda/__MACOSX/AISU/._Gerber_TopPasteMaskLayer.gtp.top.solderpaste.svg
+++ /dev/null
Binary files differ
diff --git a/gerbonara/gerber/tests/test_rs274x.py b/gerbonara/gerber/tests/test_rs274x.py
index 2256525..6104df2 100644
--- a/gerbonara/gerber/tests/test_rs274x.py
+++ b/gerbonara/gerber/tests/test_rs274x.py
@@ -56,6 +56,188 @@ REFERENCE_FILES = [ l.strip() for l in '''
top_copper.GTL
top_mask.GTS
top_silk.GTO
+ open_outline_altium.gbr
+ easyeda/Gerber_TopSolderMaskLayer.GTS
+ easyeda/Gerber_TopSilkLayer.GTO
+ easyeda/Gerber_BottomSolderMaskLayer.GBS
+ easyeda/Gerber_BoardOutline.GKO
+ easyeda/Gerber_TopLayer.GTL
+ easyeda/Gerber_BottomLayer.GBL
+ easyeda/Gerber_TopPasteMaskLayer.GTP
+ allegro-2/MinnowMax_RevA1_GAF_Gerber/MinnowMax_lyr2.art
+ allegro-2/MinnowMax_RevA1_GAF_Gerber/MinnowMax_lyr3.art
+ allegro-2/MinnowMax_RevA1_GAF_Gerber/MinnowMax_fab.art
+ allegro-2/MinnowMax_RevA1_GAF_Gerber/MinnowMax_lyr10_GAF.art
+ allegro-2/MinnowMax_RevA1_GAF_Gerber/MinnowMax_lyr7.art
+ allegro-2/MinnowMax_RevA1_GAF_Gerber/MinnowMax_sps.art
+ allegro-2/MinnowMax_RevA1_GAF_Gerber/MinnowMax_lyr6.art
+ allegro-2/MinnowMax_RevA1_GAF_Gerber/MinnowMax_lyr1_GAF.art
+ allegro-2/MinnowMax_RevA1_GAF_Gerber/MinnowMax_assy.art
+ allegro-2/MinnowMax_RevA1_GAF_Gerber/MinnowMax_smc_GAF.art
+ allegro-2/MinnowMax_RevA1_GAF_Gerber/MinnowMax_lyr4.art
+ allegro-2/MinnowMax_RevA1_GAF_Gerber/MinnowMax_lyr5.art
+ allegro-2/MinnowMax_RevA1_GAF_Gerber/MinnowMax_bslk.art
+ allegro-2/MinnowMax_RevA1_GAF_Gerber/MinnowMax_spc.art
+ allegro-2/MinnowMax_RevA1_GAF_Gerber/MinnowMax_tslk_GAF.art
+ allegro-2/MinnowMax_RevA1_GAF_Gerber/MinnowMax_lyr8.art
+ allegro-2/MinnowMax_RevA1_GAF_Gerber/MinnowMax_sms_GAF.art
+ allegro-2/MinnowMax_RevA1_GAF_Gerber/MinnowMax_lyr9.art
+ eagle-newer/solderpaste_bottom.gbr
+ eagle-newer/silkscreen_bottom.gbr
+ eagle-newer/profile.gbr
+ eagle-newer/copper_bottom.gbr
+ eagle-newer/soldermask_top.gbr
+ eagle-newer/solderpaste_top.gbr
+ eagle-newer/soldermask_bottom.gbr
+ eagle-newer/silkscreen_top.gbr
+ eagle-newer/copper_top.gbr
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.G4
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.G9
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.GBL
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.GTO
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.G11
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.G1
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.GBP
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.G2
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.GM15
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.GTS
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.G6
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.G7
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.G3
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.GPB
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.GM1
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.G12
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.GBS
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.GTL
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.G10
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.GM14
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.G5
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.GTP
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.GBO
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.G8
+ altium-composite-drill/Gerber/LimeSDR-QPCIe_1v2.GPT
+ allegro/mask_prm.art
+ allegro/paste_sec.art
+ allegro/assy2.art
+ allegro/l3_vcc.art
+ allegro/l1_primary.art
+ allegro/silk_prm.art
+ allegro/l2_gnd.art
+ allegro/assy1.art
+ allegro/fab1.art
+ allegro/l4_secondary.art
+ allegro/mask_sec.art
+ allegro/paste_prm.art
+ allegro/silk_sec.art
+ geda/driver.topmask.gbr
+ geda/controller.top.gbr
+ geda/controller.bottom.gbr
+ geda/driver.bottommask.gbr
+ geda/driver.top.gbr
+ geda/driver.bottom.gbr
+ geda/controller.topsilk.gbr
+ geda/controller.fab.gbr
+ geda/driver.topsilk.gbr
+ geda/controller.group3.gbr
+ geda/controller.topmask.gbr
+ geda/driver.group5.gbr
+ geda/controller.bottommask.gbr
+ geda/driver.fab.gbr
+ pcb-rnd/power-art.gko
+ pcb-rnd/power-art.ast
+ pcb-rnd/power-art.gtl
+ pcb-rnd/power-art.lht
+ pcb-rnd/power-art.gto
+ pcb-rnd/power-art.gtp
+ pcb-rnd/power-art.asb
+ pcb-rnd/power-art.gbp
+ pcb-rnd/power-art.gbs
+ pcb-rnd/power-art.gbl
+ pcb-rnd/power-art.fab
+ pcb-rnd/power-art.gbo
+ pcb-rnd/power-art.gts
+ siemens/80101_0125_F200_L04.gdo
+ siemens/80101_0125_F200_L12_Bottom.gdo
+ siemens/80101_0125_F200_L11.gdo
+ siemens/80101_0125_F200_L10.gdo
+ siemens/80101_0125_F200_SolderPasteTop.gdo
+ siemens/80101_0125_F200_SoldermaskTop.gdo
+ siemens/80101_0125_F200_L06.gdo
+ siemens/80101_0125_F200_L02.gdo
+ siemens/80101_0125_F200_SilkscreenBottom.gdo
+ siemens/80101_0125_F200_SoldermaskBottom.gdo
+ siemens/80101_0125_F200_SolderPasteBottom.gdo
+ siemens/80101_0125_F200_L03.gdo
+ siemens/80101_0125_F200_L01_Top.gdo
+ Target3001/RNASIoTbank1.2.Bot
+ Target3001/RNASIoTbank1.2.Outline
+ Target3001/RNASIoTbank1.2.PasteBot
+ Target3001/RNASIoTbank1.2.PasteTop
+ Target3001/RNASIoTbank1.2.PosiBot
+ Target3001/RNASIoTbank1.2.PosiTop
+ Target3001/RNASIoTbank1.2.StopBot
+ Target3001/RNASIoTbank1.2.StopTop
+ Target3001/RNASIoTbank1.2.Top
+ kicad-older/chibi_2024-Edge.Cuts.gbr
+ kicad-older/chibi_2024-F.SilkS.gbr
+ kicad-older/chibi_2024-B.Paste.gbr
+ kicad-older/chibi_2024-B.Cu.gbr
+ kicad-older/chibi_2024-F.Mask.gbr
+ kicad-older/chibi_2024-B.Mask.gbr
+ kicad-older/chibi_2024-F.Paste.gbr
+ kicad-older/chibi_2024-B.SilkS.gbr
+ kicad-older/chibi_2024-F.Cu.gbr
+ fritzing/combined.gbs
+ fritzing/combined.gm1
+ fritzing/combined.gbl
+ fritzing/combined.gbo
+ fritzing/combined.GKO
+ fritzing/combined.gtl
+ fritzing/combined.gts
+ fritzing/combined.gto
+ siemens-2/Gerber/SoldermaskTop.gdo
+ siemens-2/Gerber/EtchLayerTop.gdo
+ siemens-2/Gerber/DrillDrawingThrough.gdo
+ siemens-2/Gerber/SoldermaskBottom.gdo
+ siemens-2/Gerber/SolderPasteBottom.gdo
+ siemens-2/Gerber/SolderPasteTop.gdo
+ siemens-2/Gerber/EtchLayerBottom.gdo
+ siemens-2/Gerber/GerberPlot.gpf
+ siemens-2/Gerber/BoardOutlline.gdo
+ upverter/design_export.gko
+ upverter/design_export.gtl
+ upverter/design_export.gbp
+ upverter/design_export.gtp
+ upverter/design_export.gbl
+ upverter/design_export.gto
+ upverter/design_export.gbs
+ upverter/design_export.gts
+ upverter/design_export.gbo
+ eagle_files/solderpaste_bottom.gbr
+ eagle_files/silkscreen_bottom.gbr
+ eagle_files/profile.gbr
+ eagle_files/copper_inner_l2.gbr
+ eagle_files/copper_top_l1.gbr
+ eagle_files/soldermask_top.gbr
+ eagle_files/copper_inner_l3.gbr
+ eagle_files/solderpaste_top.gbr
+ eagle_files/soldermask_bottom.gbr
+ eagle_files/copper_bottom_l4.gbr
+ eagle_files/silkscreen_top.gbr
+ diptrace/panel_BoardOutline.gbr
+ diptrace/keyboard_BottomSilk.gbr
+ diptrace/keyboard_Bottom.gbr
+ diptrace/mainboard_Top.gbr
+ diptrace/mainboard_TopMask.gbr
+ diptrace/mainboard_BoardOutline.gbr
+ diptrace/mainboard_Bottom.gbr
+ diptrace/mainboard_BottomMask.gbr
+ diptrace/keyboard_BottomMask.gbr
+ diptrace/panel_Bottom.gbr
+ diptrace/keyboard_BoardOutline.gbr
+ diptrace/panel_BottomSilk.gbr
+ diptrace/panel_BottomMask.gbr
+ diptrace/mainboard_TopSilk.gbr
'''.splitlines() if l ]
MIN_REFERENCE_FILES = [
generated by cgit (git 2.34.1) at 2024-11-06 10:08:22 +0000