summaryrefslogtreecommitdiff
path: root/gerbonara/tests/test_rs274x.py
diff options
context:
space:
mode:
authorjaseg <git@jaseg.de>2023-02-21 22:48:14 +0100
committerjaseg <git@jaseg.de>2023-02-21 22:48:14 +0100
commit6231f67139f64e71fdb0893d86ff3308572d46d8 (patch)
treef788f0711c158c327b038f69f13975ff0fbf75ab /gerbonara/tests/test_rs274x.py
parent9a6bc691cb0fa96d50a93e6bce60161a4fc6940d (diff)
downloadgerbonara-6231f67139f64e71fdb0893d86ff3308572d46d8.tar.gz
gerbonara-6231f67139f64e71fdb0893d86ff3308572d46d8.tar.bz2
gerbonara-6231f67139f64e71fdb0893d86ff3308572d46d8.zip
Fix tests
Diffstat (limited to 'gerbonara/tests/test_rs274x.py')
-rw-r--r--gerbonara/tests/test_rs274x.py2
1 files changed, 0 insertions, 2 deletions
diff --git a/gerbonara/tests/test_rs274x.py b/gerbonara/tests/test_rs274x.py
index 04243a3..5111921 100644
--- a/gerbonara/tests/test_rs274x.py
+++ b/gerbonara/tests/test_rs274x.py
@@ -150,7 +150,6 @@ REFERENCE_FILES = [ l.strip() for l in '''
pcb-rnd/power-art.gko
pcb-rnd/power-art.ast
pcb-rnd/power-art.gtl
- pcb-rnd/power-art.lht
pcb-rnd/power-art.gto
pcb-rnd/power-art.gtp
pcb-rnd/power-art.asb
@@ -206,7 +205,6 @@ REFERENCE_FILES = [ l.strip() for l in '''
siemens-2/Gerber/SolderPasteBottom.gdo
siemens-2/Gerber/SolderPasteTop.gdo
siemens-2/Gerber/EtchLayerBottom.gdo
- siemens-2/Gerber/GerberPlot.gpf
siemens-2/Gerber/BoardOutlline.gdo
upverter/design_export.gko
upverter/design_export.gtl