index
:
8seg.git
foo
main
wip
8seg: Gigantic low-cost segmented alphanumeric display light installation
jaseg
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
driver
Age
Commit message (
Expand
)
Author
Files
Lines
2019-04-23
driver: Make fw not short-circuit itself on startup
jaseg
1
-1
/
+1
2019-04-15
driver/fw: Add tiny printf
jaseg
1
-0
/
+2
2019-04-15
driver/fw: current sensor works
jaseg
1
-1
/
+1
2019-04-15
driver/hw: add a bunch of todos
jaseg
1
-2
/
+2
2019-03-04
driver/fw: Beginnings of a firmware
jaseg
2
-4142
/
+4
2019-02-02
driver: add export w/ artwork
jaseg
12
-0
/
+108622
2019-02-02
driver: fix a few misplaced vias, set grid origin, fix bottom mask
jaseg
12
-91
/
+94
2019-01-31
driver: Prettify heatsink mounting holes a bit
jaseg
12
-3247
/
+3085
2019-01-31
driver: Add board revision, fix up mask
jaseg
12
-628
/
+682
2019-01-31
driver: Add mounting holes for heatsink
jaseg
15
-5749
/
+6936
2019-01-31
driver: Move traces away from board edge
jaseg
12
-1331
/
+1576
2019-01-31
Small adjustments, fix silk
jaseg
12
-1016
/
+44823
2019-01-30
Throw out a bunch, use a different microcontroller
jaseg
4
-4420
/
+5335
2019-01-30
Fix lcd connector position
jaseg
1
-1531
/
+310
2019-01-29
driver: Add mounting holes for RS485 adapter
jaseg
3
-2710
/
+2365
2019-01-29
Modify temp sensor to MSOP fp, add fan conn
jaseg
4
-522
/
+659
2019-01-23
Fix R1 footprint
jaseg
3
-138
/
+145
2019-01-20
Fix up a couple of dimensions
jaseg
1
-43
/
+44
2019-01-19
driver: Fatten a few power traces
jaseg
1
-231
/
+232
2019-01-19
driver: Fixup SWD header, swap driver outputs for VSW split, finish silk
jaseg
3
-1893
/
+2198
2019-01-18
driver: initial DRC done
jaseg
1
-94
/
+107
2019-01-18
driver: Finish initial routing
jaseg
3
-1532
/
+1769
2019-01-18
driver: Initial layout almost done
jaseg
3
-1677
/
+2168
2019-01-17
driver: Continue layout
jaseg
3
-2528
/
+3856
2019-01-17
driver: Initial layout
jaseg
6
-616
/
+8355
2019-01-15
Driver schematic progress
jaseg
2
-214
/
+1938
2019-01-15
Add initial driver schematic draft
jaseg
7
-0
/
+1581