aboutsummaryrefslogtreecommitdiff
AgeCommit message (Collapse)AuthorFilesLines
2019-04-17center/fw: Add backchannel infrastructurejaseg13-81/+360
Untested!
2019-04-16center/fw: renamejaseg19-0/+0
2019-04-15driver/fw: Add tiny printfjaseg7-26/+277
2019-04-15driver/fw: current sensor worksjaseg5-3/+135
2019-04-15driver/fw: Temp sensor working modulo some brownout conditionjaseg7-46/+178
2019-04-15driver/hw: add a bunch of todosjaseg1-2/+2
2019-04-14driver/fw: I2C LCD workingjaseg11-2/+1060
2019-03-05driver/fw: USART if workingjaseg2-40/+60
2019-03-05driver/fw: Add missing startup and system filejaseg2-0/+609
2019-03-05driver/fw: timer-based tx portedjaseg1-27/+10
2019-03-05driver/fw: Handle blink from systickjaseg1-24/+24
2019-03-04driver/fw: Beginnings of a firmwarejaseg10-7616/+272
This code starts up and blinks a led. This means RCC, GPIO and SPI1 are working.
2019-02-02driver: add export w/ artworkjaseg12-0/+108622
2019-02-02center: fix tape footprint polarity, vcc short, silkjaseg28-150109/+119323
2019-02-02driver: fix a few misplaced vias, set grid origin, fix bottom maskjaseg12-91/+94
2019-01-31driver: Prettify heatsink mounting holes a bitjaseg12-3247/+3085
2019-01-31driver: Add board revision, fix up maskjaseg12-628/+682
2019-01-31driver: Add mounting holes for heatsinkjaseg15-5749/+6936
2019-01-31driver: Move traces away from board edgejaseg12-1331/+1576
2019-01-31Small adjustments, fix silkjaseg12-1016/+44823
2019-01-30Throw out a bunch, use a different microcontrollerjaseg4-4420/+5335
2019-01-30Fix lcd connector positionjaseg1-1531/+310
2019-01-29driver: Add mounting holes for RS485 adapterjaseg3-2710/+2365
2019-01-29Modify temp sensor to MSOP fp, add fan connjaseg4-522/+659
2019-01-23Fix R1 footprintjaseg3-138/+145
0603 -> 1206
2019-01-20Fix up a couple of dimensionsjaseg1-43/+44
2019-01-19driver: Fatten a few power tracesjaseg1-231/+232
2019-01-19driver: Fixup SWD header, swap driver outputs for VSW split, finish silkjaseg3-1893/+2198
2019-01-18driver: initial DRC donejaseg1-94/+107
2019-01-18driver: Finish initial routingjaseg3-1532/+1769
2019-01-18driver: Initial layout almost donejaseg3-1677/+2168
2019-01-17driver: Continue layoutjaseg3-2528/+3856
2019-01-17driver: Initial layoutjaseg6-616/+8355
2019-01-15Driver schematic progressjaseg2-214/+1938
2019-01-15Fix double edge issue with driverjaseg1-9/+3
2019-01-15Add initial driver schematic draftjaseg7-0/+1581
2019-01-13TIM3 working stably nowjaseg4-35/+872
2019-01-13Basic timer-based blanking workingjaseg3-23/+54
2019-01-12Make protocol unit tester count test casesjaseg1-1/+6
2019-01-12Protocol unit test workingjaseg1-3/+1
2019-01-12bulk cmd test worksjaseg7-17/+241
2019-01-12Split receiver into logical partsjaseg8-148/+172
2019-01-11Basic command comm worksjaseg7-225/+224
2019-01-10Decoding and comma triggering worksjaseg4-32/+92
2019-01-10Debug scope works nicelyjaseg5-30/+980
2019-01-09Fix up scope modejaseg3-6/+15
2018-12-24Initial detector logic draftjaseg2-1/+48
2018-12-24Pimp ADC measurements with voltage meansjaseg4-38/+69
2018-12-24Add untested ADC mode switching codejaseg5-37/+156
2018-12-24Make center ADC work in "scope mode"jaseg2-49/+7
generated by cgit (git 2.34.1) at 2025-03-28 18:18:12 +0000