First AC/mux test working

15 files changed, 1343 insertions, 25 deletions

diff --git a/center/.~lock.8seg-bom.ods# b/center/.~lock.8seg-bom.ods#
deleted file mode 100644
index 8d13aed..0000000
--- a/center/.~lock.8seg-bom.ods#
+++ /dev/null
@@ -1 +0,0 @@
-,user,localhost,27.11.2018 17:14,file:///home/user/.config/libreoffice/4;
\ No newline at end of file
diff --git a/center/8seg-bom.ods b/center/8seg-bom.ods
index 6410120..13bb9d9 100644
--- a/center/8seg-bom.ods
+++ b/center/8seg-bom.ods
diff --git a/center/center.kicad_pcb b/center/center.kicad_pcb
index 6f8a127..cd9adc6 100644
--- a/center/center.kicad_pcb
+++ b/center/center.kicad_pcb
@@ -3,7 +3,7 @@
   (general
     (thickness 1.6)
     (drawings 102)
-    (tracks 390)
+    (tracks 395)
     (zones 0)
     (modules 52)
     (nets 35)
@@ -13,13 +13,13 @@
   (layers
     (0 F.Cu signal)
     (31 B.Cu signal)
-    (32 B.Adhes user hide)
-    (33 F.Adhes user hide)
-    (34 B.Paste user hide)
-    (35 F.Paste user hide)
-    (36 B.SilkS user hide)
+    (32 B.Adhes user)
+    (33 F.Adhes user)
+    (34 B.Paste user)
+    (35 F.Paste user)
+    (36 B.SilkS user)
     (37 F.SilkS user)
-    (38 B.Mask user hide)
+    (38 B.Mask user)
     (39 F.Mask user)
     (40 Dwgs.User user)
     (41 Cmts.User user)
@@ -29,7 +29,7 @@
     (45 Margin user)
     (46 B.CrtYd user)
     (47 F.CrtYd user)
-    (48 B.Fab user hide)
+    (48 B.Fab user)
     (49 F.Fab user)
   )
 
@@ -74,7 +74,7 @@
     (pad_to_mask_clearance 0.051)
     (solder_mask_min_width 0.25)
     (aux_axis_origin 0 0)
-    (visible_elements FFFDFF7F)
+    (visible_elements FFFFFFFF)
     (pcbplotparams
       (layerselection 0x010fc_ffffffff)
       (usegerberextensions false)
@@ -2628,7 +2628,6 @@
   (segment (start 87 107.95) (end 87 108.9) (width 1.2) (layer F.Cu) (net 1))
   (segment (start 84.6 108.9) (end 85.8 110.1) (width 1.2) (layer F.Cu) (net 1))
   (segment (start 84.6 108) (end 84.6 108.9) (width 1.2) (layer F.Cu) (net 1))
-  (segment (start 85.8 110.1) (end 85.8 111.75) (width 1.2) (layer F.Cu) (net 1))
   (segment (start 113.1 96.9) (end 112.95 96.75) (width 1.2) (layer F.Cu) (net 1))
   (segment (start 115.6 96.9) (end 113.1 96.9) (width 1.2) (layer F.Cu) (net 1))
   (segment (start 114.65 94.5) (end 119.1 90.05) (width 1.2) (layer F.Cu) (net 1))
@@ -2640,7 +2639,6 @@
   (segment (start 101.8 116.75) (end 101.8 118.75) (width 1.2) (layer F.Cu) (net 1))
   (segment (start 101.35 119.2) (end 101.35 120.6) (width 2) (layer F.Cu) (net 1))
   (via (at 85.799992 111.750008) (size 1.2) (drill 0.6) (layers F.Cu B.Cu) (net 1))
-  (segment (start 85.8 111.75) (end 85.799992 111.750008) (width 2) (layer F.Cu) (net 1))
   (segment (start 89.3 118.85) (end 85.799992 115.349992) (width 2) (layer B.Cu) (net 1))
   (segment (start 85.799992 112.598536) (end 85.799992 111.750008) (width 2) (layer B.Cu) (net 1))
   (segment (start 85.799992 115.349992) (end 85.799992 112.598536) (width 2) (layer B.Cu) (net 1))
@@ -2664,6 +2662,9 @@
   (via (at 112.82066 81.503225) (size 2) (drill 1) (layers F.Cu B.Cu) (net 1) (tstamp 5C2A48DD))
   (via (at 106.477354 78.44672) (size 2) (drill 1) (layers F.Cu B.Cu) (net 1) (tstamp 5C2A48DE))
   (via (at 99.5 77.5) (size 2) (drill 1) (layers F.Cu B.Cu) (net 1))
+  (segment (start 85.8 110.1) (end 85.8 111.75) (width 0.25) (layer F.Cu) (net 1))
+  (via (at 85.799992 111.750008) (size 2) (drill 1) (layers F.Cu B.Cu) (net 1))
+  (segment (start 85.8 111.75) (end 85.799992 111.750008) (width 0.25) (layer F.Cu) (net 1))
   (via (at 95.175 104.575) (size 2) (drill 1) (layers F.Cu B.Cu) (net 2))
   (segment (start 105.5 101.025) (end 105.5 101.25) (width 0.3) (layer F.Cu) (net 2))
   (segment (start 104.8 100.325) (end 105.5 101.025) (width 0.3) (layer F.Cu) (net 2))
@@ -2732,6 +2733,10 @@
   (via (at 94.15 82.4) (size 1.2) (drill 0.6) (layers F.Cu B.Cu) (net 2))
   (segment (start 94.8 84.25) (end 94.8 83.05) (width 0.5) (layer F.Cu) (net 2))
   (segment (start 94.8 83.05) (end 94.15 82.4) (width 0.5) (layer F.Cu) (net 2))
+  (via (at 85.775634 92.775634) (size 2) (drill 1) (layers F.Cu B.Cu) (net 2))
+  (segment (start 86.16539 92.775634) (end 85.775634 92.775634) (width 0.25) (layer F.Cu) (net 2))
+  (segment (start 90.878544 88.66248) (end 90.278544 88.66248) (width 0.25) (layer F.Cu) (net 2))
+  (segment (start 90.278544 88.66248) (end 86.16539 92.775634) (width 0.25) (layer F.Cu) (net 2))
   (segment (start 94.775 99.675) (end 94 100.45) (width 0.3) (layer F.Cu) (net 3))
   (segment (start 97.05 99.675) (end 94.775 99.675) (width 0.3) (layer F.Cu) (net 3))
   (segment (start 105.175 99.675) (end 105.5 99.35) (width 0.3) (layer F.Cu) (net 3))
diff --git a/center/center.kicad_pcb-bak b/center/center.kicad_pcb-bak
index 8fae1d9..54cc0d8 100644
--- a/center/center.kicad_pcb-bak
+++ b/center/center.kicad_pcb-bak
@@ -2,8 +2,8 @@
 
   (general
     (thickness 1.6)
-    (drawings 100)
-    (tracks 390)
+    (drawings 102)
+    (tracks 394)
     (zones 0)
     (modules 52)
     (nets 35)
@@ -13,13 +13,13 @@
   (layers
     (0 F.Cu signal)
     (31 B.Cu signal)
-    (32 B.Adhes user hide)
-    (33 F.Adhes user hide)
-    (34 B.Paste user hide)
-    (35 F.Paste user hide)
-    (36 B.SilkS user hide)
+    (32 B.Adhes user)
+    (33 F.Adhes user)
+    (34 B.Paste user)
+    (35 F.Paste user)
+    (36 B.SilkS user)
     (37 F.SilkS user)
-    (38 B.Mask user hide)
+    (38 B.Mask user)
     (39 F.Mask user)
     (40 Dwgs.User user)
     (41 Cmts.User user)
@@ -29,12 +29,12 @@
     (45 Margin user)
     (46 B.CrtYd user)
     (47 F.CrtYd user)
-    (48 B.Fab user hide)
+    (48 B.Fab user)
     (49 F.Fab user)
   )
 
   (setup
-    (last_trace_width 0.3)
+    (last_trace_width 0.25)
     (user_trace_width 0.1)
     (user_trace_width 0.15)
     (user_trace_width 0.2)
@@ -74,7 +74,7 @@
     (pad_to_mask_clearance 0.051)
     (solder_mask_min_width 0.25)
     (aux_axis_origin 0 0)
-    (visible_elements FFFDFF7F)
+    (visible_elements FFFFFFFF)
     (pcbplotparams
       (layerselection 0x010fc_ffffffff)
       (usegerberextensions false)
@@ -2461,6 +2461,30 @@
     )
   )
 
+  (dimension 58.002155 (width 0.3) (layer Cmts.User)
+    (gr_text "58.002 mm" (at 99.998922 62.4) (layer Cmts.User)
+      (effects (font (size 1.5 1.5) (thickness 0.3)))
+    )
+    (feature1 (pts (xy 70.997845 78) (xy 70.997845 63.913579)))
+    (feature2 (pts (xy 129 78) (xy 129 63.913579)))
+    (crossbar (pts (xy 129 64.5) (xy 70.997845 64.5)))
+    (arrow1a (pts (xy 70.997845 64.5) (xy 72.124349 63.913579)))
+    (arrow1b (pts (xy 70.997845 64.5) (xy 72.124349 65.086421)))
+    (arrow2a (pts (xy 129 64.5) (xy 127.873496 63.913579)))
+    (arrow2b (pts (xy 129 64.5) (xy 127.873496 65.086421)))
+  )
+  (dimension 64.5 (width 0.3) (layer Cmts.User)
+    (gr_text "64.500 mm" (at 138.6 100.25 270) (layer Cmts.User)
+      (effects (font (size 1.5 1.5) (thickness 0.3)))
+    )
+    (feature1 (pts (xy 116.5 132.5) (xy 137.086421 132.5)))
+    (feature2 (pts (xy 116.5 68) (xy 137.086421 68)))
+    (crossbar (pts (xy 136.5 68) (xy 136.5 132.5)))
+    (arrow1a (pts (xy 136.5 132.5) (xy 135.913579 131.373496)))
+    (arrow1b (pts (xy 136.5 132.5) (xy 137.086421 131.373496)))
+    (arrow2a (pts (xy 136.5 68) (xy 135.913579 69.126504)))
+    (arrow2b (pts (xy 136.5 68) (xy 137.086421 69.126504)))
+  )
   (gr_circle (center 100 100) (end 125 100) (layer Dwgs.User) (width 0.15))
   (gr_text ▶ (at 101.7 84.75 270) (layer F.SilkS) (tstamp 5C2A769D)
     (effects (font (size 1.5 1.5) (thickness 0.3)))
@@ -2708,6 +2732,10 @@
   (via (at 94.15 82.4) (size 1.2) (drill 0.6) (layers F.Cu B.Cu) (net 2))
   (segment (start 94.8 84.25) (end 94.8 83.05) (width 0.5) (layer F.Cu) (net 2))
   (segment (start 94.8 83.05) (end 94.15 82.4) (width 0.5) (layer F.Cu) (net 2))
+  (via (at 85.775634 92.775634) (size 2) (drill 1) (layers F.Cu B.Cu) (net 2))
+  (segment (start 86.16539 92.775634) (end 85.775634 92.775634) (width 0.25) (layer F.Cu) (net 2))
+  (segment (start 90.878544 88.66248) (end 90.278544 88.66248) (width 0.25) (layer F.Cu) (net 2))
+  (segment (start 90.278544 88.66248) (end 86.16539 92.775634) (width 0.25) (layer F.Cu) (net 2))
   (segment (start 94.775 99.675) (end 94 100.45) (width 0.3) (layer F.Cu) (net 3))
   (segment (start 97.05 99.675) (end 94.775 99.675) (width 0.3) (layer F.Cu) (net 3))
   (segment (start 105.175 99.675) (end 105.5 99.35) (width 0.3) (layer F.Cu) (net 3))
diff --git a/driver_fw/.gitignore b/driver_fw/.gitignore
new file mode 100644
index 0000000..d2d5078
--- /dev/null
+++ b/driver_fw/.gitignore
@@ -0,0 +1,13 @@
+*.elf
+*.o
+*.expand
+*.hex
+*.lst
+*.map
+*.bin
+*.pp
+sources.c
+sources.tar.xz
+sources.tar.xz.zip
+8b10b_test_decode
+8b10b_test_encode
diff --git a/driver_fw/Makefile b/driver_fw/Makefile
new file mode 100644
index 0000000..de129d2
--- /dev/null
+++ b/driver_fw/Makefile
@@ -0,0 +1,62 @@
+CUBE_PATH 		?= $(wildcard ~)/resource/STM32CubeF1
+CMSIS_PATH 		?= $(CUBE_PATH)/Drivers/CMSIS
+CMSIS_DEV_PATH  ?= $(CMSIS_PATH)/Device/ST/STM32F1xx
+HAL_PATH   		?= $(CUBE_PATH)/Drivers/STM32F1xx_HAL_Driver
+
+CC      := arm-none-eabi-gcc
+LD      := arm-none-eabi-ld
+OBJCOPY := arm-none-eabi-objcopy
+OBJDUMP := arm-none-eabi-objdump
+SIZE    := arm-none-eabi-size
+
+CFLAGS  = -g -Wall -std=gnu11 -O1 -fdump-rtl-expand
+CFLAGS += -mlittle-endian -mcpu=cortex-m3 -mthumb
+#CFLAGS += -ffunction-sections -fdata-sections
+LDFLAGS = -nostartfiles
+#LDFLAGS += -specs=rdimon.specs -DSEMIHOSTING
+LDFLAGS += -Wl,-Map=main.map -nostdlib
+#LDFLAGS += -Wl,--gc-sections 
+LIBS = -lgcc
+#LIBS += -lrdimon
+
+CFLAGS += -DSTM32F103xB -DHSE_VALUE=8000000
+
+LDFLAGS += -Tstm32_flash.ld
+CFLAGS += -I$(CMSIS_DEV_PATH)/Include -I$(CMSIS_PATH)/Include -I$(HAL_PATH)/Inc -Iconfig
+#LDFLAGS += -L$(CMSIS_PATH)/Lib/GCC -larm_cortexM0l_math
+
+###################################################
+
+.PHONY: program clean
+
+all: main.elf main.pdf
+
+cmsis_exports.c: $(CMSIS_DEV_PATH)/Include/stm32f103xb.h $(CMSIS_PATH)/Include/core_cm3.h
+	python3 gen_cmsis_exports.py $^ > $@
+
+%.o: %.c
+	$(CC) -c $(CFLAGS) -o $@ $^
+	$(CC) -E $(CFLAGS) -o $(@:.o=.pp) $^
+
+%.o: %.s
+	$(CC) -c $(CFLAGS) -o $@ $^
+	$(CC) -E $(CFLAGS) -o $(@:.o=.pp) $^
+
+%.dot: %.elf
+	r2 -a arm -qc 'aa;agC' $< 2>/dev/null >$@
+
+main.elf: main.o startup_stm32f103xb.o system_stm32f1xx.o $(HAL_PATH)/Src/stm32f1xx_ll_utils.o cmsis_exports.o
+	$(CC) $(CFLAGS) $(LDFLAGS) -o $@ $^ $(LIBS)
+	$(OBJCOPY) -O ihex $@ $(@:.elf=.hex)
+	$(OBJCOPY) -O binary $@ $(@:.elf=.bin)
+	$(OBJDUMP) -St $@ >$(@:.elf=.lst)
+	$(SIZE) $@
+	
+program: main.elf openocd.cfg
+	openocd -f openocd.cfg -c "program $< verify reset exit"
+
+clean:
+	rm -f **.o
+	rm -f main.elf main.hex main.bin main.map main.lst
+	rm -f **.expand
+
diff --git a/driver_fw/cmsis_exports.c b/driver_fw/cmsis_exports.c
new file mode 100644
index 0000000..a43fbcf
--- /dev/null
+++ b/driver_fw/cmsis_exports.c
@@ -0,0 +1,62 @@
+#ifndef __GENERATED_CMSIS_HEADER_EXPORTS__
+#define __GENERATED_CMSIS_HEADER_EXPORTS__
+
+#include <stm32f103xb.h>
+
+/* stm32f103xb.h */
+TIM_TypeDef *tim2 = TIM2;
+TIM_TypeDef *tim3 = TIM3;
+TIM_TypeDef *tim4 = TIM4;
+RTC_TypeDef *rtc = RTC;
+WWDG_TypeDef *wwdg = WWDG;
+IWDG_TypeDef *iwdg = IWDG;
+SPI_TypeDef *spi2 = SPI2;
+USART_TypeDef *usart2 = USART2;
+USART_TypeDef *usart3 = USART3;
+I2C_TypeDef *i2c1 = I2C1;
+I2C_TypeDef *i2c2 = I2C2;
+USB_TypeDef *usb = USB;
+CAN_TypeDef *can1 = CAN1;
+BKP_TypeDef *bkp = BKP;
+PWR_TypeDef *pwr = PWR;
+AFIO_TypeDef *afio = AFIO;
+EXTI_TypeDef *exti = EXTI;
+GPIO_TypeDef *gpioa = GPIOA;
+GPIO_TypeDef *gpiob = GPIOB;
+GPIO_TypeDef *gpioc = GPIOC;
+GPIO_TypeDef *gpiod = GPIOD;
+GPIO_TypeDef *gpioe = GPIOE;
+ADC_TypeDef *adc1 = ADC1;
+ADC_TypeDef *adc2 = ADC2;
+ADC_Common_TypeDef *adc12_common = ADC12_COMMON;
+TIM_TypeDef *tim1 = TIM1;
+SPI_TypeDef *spi1 = SPI1;
+USART_TypeDef *usart1 = USART1;
+SDIO_TypeDef *sdio = SDIO;
+DMA_TypeDef *dma1 = DMA1;
+DMA_Channel_TypeDef *dma1_channel1 = DMA1_Channel1;
+DMA_Channel_TypeDef *dma1_channel2 = DMA1_Channel2;
+DMA_Channel_TypeDef *dma1_channel3 = DMA1_Channel3;
+DMA_Channel_TypeDef *dma1_channel4 = DMA1_Channel4;
+DMA_Channel_TypeDef *dma1_channel5 = DMA1_Channel5;
+DMA_Channel_TypeDef *dma1_channel6 = DMA1_Channel6;
+DMA_Channel_TypeDef *dma1_channel7 = DMA1_Channel7;
+RCC_TypeDef *rcc = RCC;
+CRC_TypeDef *crc = CRC;
+FLASH_TypeDef *flash = FLASH;
+OB_TypeDef *ob = OB;
+DBGMCU_TypeDef *dbgmcu = DBGMCU;
+
+#include <core_cm3.h>
+
+/* core_cm3.h */
+SCnSCB_Type *scnscb = SCnSCB;
+SCB_Type *scb = SCB;
+SysTick_Type *systick = SysTick;
+NVIC_Type *nvic = NVIC;
+ITM_Type *itm = ITM;
+DWT_Type *dwt = DWT;
+TPI_Type *tpi = TPI;
+CoreDebug_Type *coredebug = CoreDebug;
+
+#endif//__GENERATED_CMSIS_HEADER_EXPORTS__
diff --git a/driver_fw/gen_cmsis_exports.py b/driver_fw/gen_cmsis_exports.py
new file mode 100644
index 0000000..ba3422b
--- /dev/null
+++ b/driver_fw/gen_cmsis_exports.py
@@ -0,0 +1,30 @@
+#!/usr/bin/env python3
+import re
+import os
+
+if __name__ == '__main__':
+    import argparse
+
+    parser = argparse.ArgumentParser()
+    parser.add_argument('cmsis_device_header', nargs='+', type=argparse.FileType('rb'))
+    args = parser.parse_args()
+    
+    print('#ifndef __GENERATED_CMSIS_HEADER_EXPORTS__')
+    print('#define __GENERATED_CMSIS_HEADER_EXPORTS__')
+    print()
+    for header in args.cmsis_device_header:
+        lines = header.readlines()
+        name = os.path.basename(header.name)
+        print('#include <{}>'.format(name))
+        print()
+
+        print('/* {} */'.format(name))
+        for l in lines:
+            match = re.match(b'^#define (\w+)\s+\W*(\w+_TypeDef|\w+_Type).*$', l)
+            if match:
+                inst, typedef = match.groups()
+                inst, typedef = inst.decode(), typedef.decode()
+                print('{} *{} = {};'.format(typedef, inst.lower(), inst))
+        print()
+    print('#endif//__GENERATED_CMSIS_HEADER_EXPORTS__')
+
diff --git a/driver_fw/main.c b/driver_fw/main.c
new file mode 100644
index 0000000..d814b0e
--- /dev/null
+++ b/driver_fw/main.c
@@ -0,0 +1,108 @@
+
+
+#pragma GCC diagnostic push
+#pragma GCC diagnostic ignored "-Wstrict-aliasing"
+#include <stm32f1xx.h>
+#pragma GCC diagnostic pop
+
+#include <system_stm32f1xx.h>
+
+#include <stdint.h>
+#include <stdbool.h>
+#include <string.h>
+#include <unistd.h>
+
+/* Part number: STM32F030F4C6 */
+
+static volatile unsigned int sys_time;
+
+uint32_t get_tick() {
+    return SysTick->VAL;
+}
+
+int main(void) {
+    /* External crystal: 8MHz */
+    RCC->CR |= RCC_CR_HSEON;
+    while (!(RCC->CR&RCC_CR_HSERDY));
+
+    /* Sysclk = HCLK = 48MHz */
+    RCC->CFGR = (RCC->CFGR & (~RCC_CFGR_PLLMULL_Msk & ~RCC_CFGR_SW_Msk & ~RCC_CFGR_PPRE1_Msk & ~RCC_CFGR_PPRE2_Msk & ~RCC_CFGR_HPRE_Msk))
+        | (10<<RCC_CFGR_PLLMULL_Pos) | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | (4<<RCC_CFGR_PPRE1_Pos) | (4<<RCC_CFGR_PPRE2_Pos);
+
+    RCC->CR |= RCC_CR_PLLON;
+    while (!(RCC->CR&RCC_CR_PLLRDY));
+
+    /* Switch to PLL */
+    RCC->CFGR |= (2<<RCC_CFGR_SW_Pos);
+    //RCC->CFGR = (RCC->CFGR & (~RCC_CFGR_PPRE1_Msk & ~RCC_CFGR_PPRE2_Msk))
+    //    | (4<<RCC_CFGR_PPRE1_Pos) | (4<<RCC_CFGR_PPRE2_Pos);
+    SystemCoreClockUpdate();
+
+    RCC->APB2ENR |= RCC_APB2ENR_IOPAEN | RCC_APB2ENR_IOPBEN | RCC_APB2ENR_IOPCEN;
+
+    GPIOA->CRL =
+          (0<<GPIO_CRL_CNF6_Pos) | (1<<GPIO_CRL_MODE6_Pos)  /* PA6  - Channel 1 low side */
+        | (0<<GPIO_CRL_CNF7_Pos) | (1<<GPIO_CRL_MODE7_Pos); /* PA7  - Channel 2 low side */
+
+    GPIOB->CRL =
+          (0<<GPIO_CRL_CNF0_Pos) | (1<<GPIO_CRL_MODE0_Pos)  /* PB0  - Channel 1 high side */
+        | (0<<GPIO_CRL_CNF1_Pos) | (1<<GPIO_CRL_MODE1_Pos); /* PB1  - Channel 2 high side */
+
+    GPIOC->CRH =
+          (0<<GPIO_CRH_CNF13_Pos) | (1<<GPIO_CRH_MODE13_Pos); /* PC13 - LED */
+
+    /* Turn all outputs off */
+    GPIOA->BRR |= 1<<6 | 1<<7;
+    GPIOB->BRR |= 1<<0 | 1<<1;
+
+    while (42) {
+#define FOO 100000
+        for (int i=0; i<FOO; i++) ;
+        GPIOA->BRR |= 1<<6 | 1<<7;
+        GPIOB->BRR |= 1<<0 | 1<<1;
+
+        GPIOA->BSRR |= 1<<6;
+        GPIOB->BSRR |= 1<<1;
+
+        for (int i=0; i<FOO; i++) ;
+        GPIOA->BRR |= 1<<6 | 1<<7;
+        GPIOB->BRR |= 1<<0 | 1<<1;
+
+        GPIOA->BSRR |= 1<<7;
+        GPIOB->BSRR |= 1<<0;
+
+        GPIOC->ODR ^= 1<<13;
+    }
+}
+
+void NMI_Handler(void) {
+}
+
+void HardFault_Handler(void) __attribute__((naked));
+void HardFault_Handler() {
+    asm volatile ("bkpt");
+}
+
+void SVC_Handler(void) {
+}
+
+
+void PendSV_Handler(void) {
+}
+
+void SysTick_Handler(void) {
+    sys_time++;
+}
+
+void _init(void) {
+}
+
+void MemManage_Handler(void) __attribute__((naked));
+void MemManage_Handler() {
+    asm volatile ("bkpt");
+}
+
+void BusFault_Handler(void) __attribute__((naked));
+void BusFault_Handler() {
+    asm volatile ("bkpt");
+}
diff --git a/driver_fw/openocd.cfg b/driver_fw/openocd.cfg
new file mode 100644
index 0000000..f8b4766
--- /dev/null
+++ b/driver_fw/openocd.cfg
@@ -0,0 +1,14 @@
+telnet_port 4444
+gdb_port 3333
+
+source [find interface/stlink-v2.cfg]
+#hla_serial "000000000001"
+transport select hla_swd
+
+source [find target/stm32f1x.cfg]
+#adapter_khz 10000
+
+init
+arm semihosting enable
+
+#flash bank sysflash.alias stm32f0x 0x00000000 0 0 0 $_TARGETNAME
diff --git a/driver_fw/startup_stm32f103xb.s b/driver_fw/startup_stm32f103xb.s
new file mode 100644
index 0000000..1bdd524
--- /dev/null
+++ b/driver_fw/startup_stm32f103xb.s
@@ -0,0 +1,379 @@
+/**

+  *************** (C) COPYRIGHT 2017 STMicroelectronics ************************

+  * @file      startup_stm32f103xb.s

+  * @author    MCD Application Team

+  * @version   V4.2.0

+  * @date      31-March-2017

+  * @brief     STM32F103xB Devices vector table for Atollic toolchain.

+  *            This module performs:

+  *                - Set the initial SP

+  *                - Set the initial PC == Reset_Handler,

+  *                - Set the vector table entries with the exceptions ISR address

+  *                - Configure the clock system   

+  *                - Branches to main in the C library (which eventually

+  *                  calls main()).

+  *            After Reset the Cortex-M3 processor is in Thread mode,

+  *            priority is Privileged, and the Stack is set to Main.

+  ******************************************************************************

+  *

+  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>

+  *

+  * Redistribution and use in source and binary forms, with or without modification,

+  * are permitted provided that the following conditions are met:

+  *   1. Redistributions of source code must retain the above copyright notice,

+  *      this list of conditions and the following disclaimer.

+  *   2. Redistributions in binary form must reproduce the above copyright notice,

+  *      this list of conditions and the following disclaimer in the documentation

+  *      and/or other materials provided with the distribution.

+  *   3. Neither the name of STMicroelectronics nor the names of its contributors

+  *      may be used to endorse or promote products derived from this software

+  *      without specific prior written permission.

+  *

+  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"

+  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE

+  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE

+  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE

+  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL

+  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR

+  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER

+  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,

+  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE

+  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

+  *

+  ******************************************************************************

+  */

+

+  .syntax unified

+  .cpu cortex-m3

+  .fpu softvfp

+  .thumb

+

+.global g_pfnVectors

+.global Default_Handler

+

+/* start address for the initialization values of the .data section.

+defined in linker script */

+.word _sidata

+/* start address for the .data section. defined in linker script */

+.word _sdata

+/* end address for the .data section. defined in linker script */

+.word _edata

+/* start address for the .bss section. defined in linker script */

+.word _sbss

+/* end address for the .bss section. defined in linker script */

+.word _ebss

+

+.equ  BootRAM, 0xF108F85F

+/**

+ * @brief  This is the code that gets called when the processor first

+ *          starts execution following a reset event. Only the absolutely

+ *          necessary set is performed, after which the application

+ *          supplied main() routine is called.

+ * @param  None

+ * @retval : None

+*/

+

+  .section .text.Reset_Handler

+  .weak Reset_Handler

+  .type Reset_Handler, %function

+Reset_Handler:

+

+/* Copy the data segment initializers from flash to SRAM */

+  movs r1, #0

+  b LoopCopyDataInit

+

+CopyDataInit:

+  ldr r3, =_sidata

+  ldr r3, [r3, r1]

+  str r3, [r0, r1]

+  adds r1, r1, #4

+

+LoopCopyDataInit:

+  ldr r0, =_sdata

+  ldr r3, =_edata

+  adds r2, r0, r1

+  cmp r2, r3

+  bcc CopyDataInit

+  ldr r2, =_sbss

+  b LoopFillZerobss

+/* Zero fill the bss segment. */

+FillZerobss:

+  movs r3, #0

+  str r3, [r2], #4

+

+LoopFillZerobss:

+  ldr r3, = _ebss

+  cmp r2, r3

+  bcc FillZerobss

+

+/* Call the clock system intitialization function.*/

+    bl  SystemInit

+/* Call static constructors */

+    bl __libc_init_array

+/* Call the application's entry point.*/

+  bl main

+  bx lr

+.size Reset_Handler, .-Reset_Handler

+

+/**

+ * @brief  This is the code that gets called when the processor receives an

+ *         unexpected interrupt.  This simply enters an infinite loop, preserving

+ *         the system state for examination by a debugger.

+ *

+ * @param  None

+ * @retval : None

+*/

+    .section .text.Default_Handler,"ax",%progbits

+Default_Handler:

+Infinite_Loop:

+  b Infinite_Loop

+  .size Default_Handler, .-Default_Handler

+/******************************************************************************

+*

+* The minimal vector table for a Cortex M3.  Note that the proper constructs

+* must be placed on this to ensure that it ends up at physical address

+* 0x0000.0000.

+*

+******************************************************************************/

+  .section .isr_vector,"a",%progbits

+  .type g_pfnVectors, %object

+  .size g_pfnVectors, .-g_pfnVectors

+

+

+g_pfnVectors:

+

+  .word _estack

+  .word Reset_Handler

+  .word NMI_Handler

+  .word HardFault_Handler

+  .word MemManage_Handler

+  .word BusFault_Handler

+  .word UsageFault_Handler

+  .word 0

+  .word 0

+  .word 0

+  .word 0

+  .word SVC_Handler

+  .word DebugMon_Handler

+  .word 0

+  .word PendSV_Handler

+  .word SysTick_Handler

+  .word WWDG_IRQHandler

+  .word PVD_IRQHandler

+  .word TAMPER_IRQHandler

+  .word RTC_IRQHandler

+  .word FLASH_IRQHandler

+  .word RCC_IRQHandler

+  .word EXTI0_IRQHandler

+  .word EXTI1_IRQHandler

+  .word EXTI2_IRQHandler

+  .word EXTI3_IRQHandler

+  .word EXTI4_IRQHandler

+  .word DMA1_Channel1_IRQHandler

+  .word DMA1_Channel2_IRQHandler

+  .word DMA1_Channel3_IRQHandler

+  .word DMA1_Channel4_IRQHandler

+  .word DMA1_Channel5_IRQHandler

+  .word DMA1_Channel6_IRQHandler

+  .word DMA1_Channel7_IRQHandler

+  .word ADC1_2_IRQHandler

+  .word USB_HP_CAN1_TX_IRQHandler

+  .word USB_LP_CAN1_RX0_IRQHandler

+  .word CAN1_RX1_IRQHandler

+  .word CAN1_SCE_IRQHandler

+  .word EXTI9_5_IRQHandler

+  .word TIM1_BRK_IRQHandler

+  .word TIM1_UP_IRQHandler

+  .word TIM1_TRG_COM_IRQHandler

+  .word TIM1_CC_IRQHandler

+  .word TIM2_IRQHandler

+  .word TIM3_IRQHandler

+  .word TIM4_IRQHandler

+  .word I2C1_EV_IRQHandler

+  .word I2C1_ER_IRQHandler

+  .word I2C2_EV_IRQHandler

+  .word I2C2_ER_IRQHandler

+  .word SPI1_IRQHandler

+  .word SPI2_IRQHandler

+  .word USART1_IRQHandler

+  .word USART2_IRQHandler

+  .word USART3_IRQHandler

+  .word EXTI15_10_IRQHandler

+  .word RTC_Alarm_IRQHandler

+  .word USBWakeUp_IRQHandler

+  .word 0

+  .word 0

+  .word 0

+  .word 0

+  .word 0

+  .word 0

+  .word 0

+  .word BootRAM          /* @0x108. This is for boot in RAM mode for

+                            STM32F10x Medium Density devices. */

+

+/*******************************************************************************

+*

+* Provide weak aliases for each Exception handler to the Default_Handler.

+* As they are weak aliases, any function with the same name will override

+* this definition.

+*

+*******************************************************************************/

+

+  .weak NMI_Handler

+  .thumb_set NMI_Handler,Default_Handler

+

+  .weak HardFault_Handler

+  .thumb_set HardFault_Handler,Default_Handler

+

+  .weak MemManage_Handler

+  .thumb_set MemManage_Handler,Default_Handler

+

+  .weak BusFault_Handler

+  .thumb_set BusFault_Handler,Default_Handler

+

+  .weak UsageFault_Handler

+  .thumb_set UsageFault_Handler,Default_Handler

+

+  .weak SVC_Handler

+  .thumb_set SVC_Handler,Default_Handler

+

+  .weak DebugMon_Handler

+  .thumb_set DebugMon_Handler,Default_Handler

+

+  .weak PendSV_Handler

+  .thumb_set PendSV_Handler,Default_Handler

+

+  .weak SysTick_Handler

+  .thumb_set SysTick_Handler,Default_Handler

+

+  .weak WWDG_IRQHandler

+  .thumb_set WWDG_IRQHandler,Default_Handler

+

+  .weak PVD_IRQHandler

+  .thumb_set PVD_IRQHandler,Default_Handler

+

+  .weak TAMPER_IRQHandler

+  .thumb_set TAMPER_IRQHandler,Default_Handler

+

+  .weak RTC_IRQHandler

+  .thumb_set RTC_IRQHandler,Default_Handler

+

+  .weak FLASH_IRQHandler

+  .thumb_set FLASH_IRQHandler,Default_Handler

+

+  .weak RCC_IRQHandler

+  .thumb_set RCC_IRQHandler,Default_Handler

+

+  .weak EXTI0_IRQHandler

+  .thumb_set EXTI0_IRQHandler,Default_Handler

+

+  .weak EXTI1_IRQHandler

+  .thumb_set EXTI1_IRQHandler,Default_Handler

+

+  .weak EXTI2_IRQHandler

+  .thumb_set EXTI2_IRQHandler,Default_Handler

+

+  .weak EXTI3_IRQHandler

+  .thumb_set EXTI3_IRQHandler,Default_Handler

+

+  .weak EXTI4_IRQHandler

+  .thumb_set EXTI4_IRQHandler,Default_Handler

+

+  .weak DMA1_Channel1_IRQHandler

+  .thumb_set DMA1_Channel1_IRQHandler,Default_Handler

+

+  .weak DMA1_Channel2_IRQHandler

+  .thumb_set DMA1_Channel2_IRQHandler,Default_Handler

+

+  .weak DMA1_Channel3_IRQHandler

+  .thumb_set DMA1_Channel3_IRQHandler,Default_Handler

+

+  .weak DMA1_Channel4_IRQHandler

+  .thumb_set DMA1_Channel4_IRQHandler,Default_Handler

+

+  .weak DMA1_Channel5_IRQHandler

+  .thumb_set DMA1_Channel5_IRQHandler,Default_Handler

+

+  .weak DMA1_Channel6_IRQHandler

+  .thumb_set DMA1_Channel6_IRQHandler,Default_Handler

+

+  .weak DMA1_Channel7_IRQHandler

+  .thumb_set DMA1_Channel7_IRQHandler,Default_Handler

+

+  .weak ADC1_2_IRQHandler

+  .thumb_set ADC1_2_IRQHandler,Default_Handler

+

+  .weak USB_HP_CAN1_TX_IRQHandler

+  .thumb_set USB_HP_CAN1_TX_IRQHandler,Default_Handler

+

+  .weak USB_LP_CAN1_RX0_IRQHandler

+  .thumb_set USB_LP_CAN1_RX0_IRQHandler,Default_Handler

+

+  .weak CAN1_RX1_IRQHandler

+  .thumb_set CAN1_RX1_IRQHandler,Default_Handler

+

+  .weak CAN1_SCE_IRQHandler

+  .thumb_set CAN1_SCE_IRQHandler,Default_Handler

+

+  .weak EXTI9_5_IRQHandler

+  .thumb_set EXTI9_5_IRQHandler,Default_Handler

+

+  .weak TIM1_BRK_IRQHandler

+  .thumb_set TIM1_BRK_IRQHandler,Default_Handler

+

+  .weak TIM1_UP_IRQHandler

+  .thumb_set TIM1_UP_IRQHandler,Default_Handler

+

+  .weak TIM1_TRG_COM_IRQHandler

+  .thumb_set TIM1_TRG_COM_IRQHandler,Default_Handler

+

+  .weak TIM1_CC_IRQHandler

+  .thumb_set TIM1_CC_IRQHandler,Default_Handler

+

+  .weak TIM2_IRQHandler

+  .thumb_set TIM2_IRQHandler,Default_Handler

+

+  .weak TIM3_IRQHandler

+  .thumb_set TIM3_IRQHandler,Default_Handler

+

+  .weak TIM4_IRQHandler

+  .thumb_set TIM4_IRQHandler,Default_Handler

+

+  .weak I2C1_EV_IRQHandler

+  .thumb_set I2C1_EV_IRQHandler,Default_Handler

+

+  .weak I2C1_ER_IRQHandler

+  .thumb_set I2C1_ER_IRQHandler,Default_Handler

+

+  .weak I2C2_EV_IRQHandler

+  .thumb_set I2C2_EV_IRQHandler,Default_Handler

+

+  .weak I2C2_ER_IRQHandler

+  .thumb_set I2C2_ER_IRQHandler,Default_Handler

+

+  .weak SPI1_IRQHandler

+  .thumb_set SPI1_IRQHandler,Default_Handler

+

+  .weak SPI2_IRQHandler

+  .thumb_set SPI2_IRQHandler,Default_Handler

+

+  .weak USART1_IRQHandler

+  .thumb_set USART1_IRQHandler,Default_Handler

+

+  .weak USART2_IRQHandler

+  .thumb_set USART2_IRQHandler,Default_Handler

+

+  .weak USART3_IRQHandler

+  .thumb_set USART3_IRQHandler,Default_Handler

+

+  .weak EXTI15_10_IRQHandler

+  .thumb_set EXTI15_10_IRQHandler,Default_Handler

+

+  .weak RTC_Alarm_IRQHandler

+  .thumb_set RTC_Alarm_IRQHandler,Default_Handler

+

+  .weak USBWakeUp_IRQHandler

+  .thumb_set USBWakeUp_IRQHandler,Default_Handler

+

+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

+

diff --git a/driver_fw/stm32_flash.ld b/driver_fw/stm32_flash.ld
new file mode 100644
index 0000000..ec1b5a7
--- /dev/null
+++ b/driver_fw/stm32_flash.ld
@@ -0,0 +1,137 @@
+/* Entry Point */

+ENTRY(Reset_Handler)

+ 

+/* Highest address of the user mode stack */

+_estack = 0x20004FFF;    /* end of RAM */

+

+/* Generate a link error if heap and stack don't fit into RAM */

+_Min_Heap_Size = 0x200;      /* required amount of heap  */

+_Min_Stack_Size = 0x400; /* required amount of stack */

+

+/* Specify the memory areas */

+MEMORY

+{

+FLASH (rx)      : ORIGIN = 0x08000000, LENGTH = 64K

+RAM (xrw)       : ORIGIN = 0x20000000, LENGTH = 20K

+}

+

+/* Define output sections */

+SECTIONS

+{

+  /* The startup code goes first into FLASH */

+  .isr_vector :

+  {

+    . = ALIGN(4);

+    KEEP(*(.isr_vector)) /* Startup code */

+    . = ALIGN(4);

+  } >FLASH

+

+  /* The program code and other data goes into FLASH */

+  .text :

+  {

+    . = ALIGN(4);

+    *(.text)           /* .text sections (code) */

+    *(.text*)          /* .text* sections (code) */

+    *(.glue_7)         /* glue arm to thumb code */

+    *(.glue_7t)        /* glue thumb to arm code */

+    *(.eh_frame)

+

+    KEEP (*(.init))

+    KEEP (*(.fini))

+

+    . = ALIGN(4);

+    _etext = .;        /* define a global symbols at end of code */

+  } >FLASH

+

+  /* Constant data goes into FLASH */

+  .rodata :

+  {

+    . = ALIGN(4);

+    *(.rodata)         /* .rodata sections (constants, strings, etc.) */

+    *(.rodata*)        /* .rodata* sections (constants, strings, etc.) */

+    . = ALIGN(4);

+  } >FLASH

+

+  .ARM.extab   : { *(.ARM.extab* .gnu.linkonce.armextab.*) } >FLASH

+  .ARM : {

+    __exidx_start = .;

+    *(.ARM.exidx*)

+    __exidx_end = .;

+  } >FLASH

+

+  .preinit_array     :

+  {

+    PROVIDE_HIDDEN (__preinit_array_start = .);

+    KEEP (*(.preinit_array*))

+    PROVIDE_HIDDEN (__preinit_array_end = .);

+  } >FLASH

+  .init_array :

+  {

+    PROVIDE_HIDDEN (__init_array_start = .);

+    KEEP (*(SORT(.init_array.*)))

+    KEEP (*(.init_array*))

+    PROVIDE_HIDDEN (__init_array_end = .);

+  } >FLASH

+  .fini_array :

+  {

+    PROVIDE_HIDDEN (__fini_array_start = .);

+    KEEP (*(SORT(.fini_array.*)))

+    KEEP (*(.fini_array*))

+    PROVIDE_HIDDEN (__fini_array_end = .);

+  } >FLASH

+

+  /* used by the startup to initialize data */

+  _sidata = LOADADDR(.data);

+

+  /* Initialized data sections goes into RAM, load LMA copy after code */

+  .data : 

+  {

+    . = ALIGN(4);

+    _sdata = .;        /* create a global symbol at data start */

+    *(.data)           /* .data sections */

+    *(.data*)          /* .data* sections */

+

+    . = ALIGN(4);

+    _edata = .;        /* define a global symbol at data end */

+  } >RAM AT> FLASH

+

+  

+  /* Uninitialized data section */

+  . = ALIGN(4);

+  .bss :

+  {

+    /* This is used by the startup in order to initialize the .bss secion */

+    _sbss = .;         /* define a global symbol at bss start */

+    __bss_start__ = _sbss;

+    *(.bss)

+    *(.bss*)

+    *(COMMON)

+

+    . = ALIGN(4);

+    _ebss = .;         /* define a global symbol at bss end */

+    __bss_end__ = _ebss;

+  } >RAM

+

+  /* User_heap_stack section, used to check that there is enough RAM left */

+  ._user_heap_stack :

+  {

+    . = ALIGN(4);

+    PROVIDE ( end = . );

+    PROVIDE ( _end = . );

+    . = . + _Min_Heap_Size;

+    . = . + _Min_Stack_Size;

+    . = ALIGN(4);

+  } >RAM

+

+  

+

+  /* Remove information from the standard libraries */

+  /DISCARD/ :

+  {

+    libc.a ( * )

+    libm.a ( * )

+    libgcc.a ( * )

+  }

+

+  .ARM.attributes 0 : { *(.ARM.attributes) }

+}

diff --git a/driver_fw/system_stm32f1xx.c b/driver_fw/system_stm32f1xx.c
new file mode 100644
index 0000000..ff7aa57
--- /dev/null
+++ b/driver_fw/system_stm32f1xx.c
@@ -0,0 +1,438 @@
+/**

+  ******************************************************************************

+  * @file    system_stm32f1xx.c

+  * @author  MCD Application Team

+  * @version V1.5.0

+  * @date    14-April-2017

+  * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.

+  * 

+  * 1.  This file provides two functions and one global variable to be called from 

+  *     user application:

+  *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier

+  *                      factors, AHB/APBx prescalers and Flash settings). 

+  *                      This function is called at startup just after reset and 

+  *                      before branch to main program. This call is made inside

+  *                      the "startup_stm32f1xx_xx.s" file.

+  *

+  *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used

+  *                                  by the user application to setup the SysTick 

+  *                                  timer or configure other parameters.

+  *                                     

+  *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must

+  *                                 be called whenever the core clock is changed

+  *                                 during program execution.

+  *

+  * 2. After each device reset the HSI (8 MHz) is used as system clock source.

+  *    Then SystemInit() function is called, in "startup_stm32f1xx_xx.s" file, to

+  *    configure the system clock before to branch to main program.

+  *

+  * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depending on

+  *    the product used), refer to "HSE_VALUE". 

+  *    When HSE is used as system clock source, directly or through PLL, and you

+  *    are using different crystal you have to adapt the HSE value to your own

+  *    configuration.

+  *        

+  ******************************************************************************

+  * @attention

+  *

+  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>

+  *

+  * Redistribution and use in source and binary forms, with or without modification,

+  * are permitted provided that the following conditions are met:

+  *   1. Redistributions of source code must retain the above copyright notice,

+  *      this list of conditions and the following disclaimer.

+  *   2. Redistributions in binary form must reproduce the above copyright notice,

+  *      this list of conditions and the following disclaimer in the documentation

+  *      and/or other materials provided with the distribution.

+  *   3. Neither the name of STMicroelectronics nor the names of its contributors

+  *      may be used to endorse or promote products derived from this software

+  *      without specific prior written permission.

+  *

+  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"

+  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE

+  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE

+  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE

+  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL

+  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR

+  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER

+  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,

+  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE

+  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

+  *

+  ******************************************************************************

+  */

+

+/** @addtogroup CMSIS

+  * @{

+  */

+

+/** @addtogroup stm32f1xx_system

+  * @{

+  */  

+  

+/** @addtogroup STM32F1xx_System_Private_Includes

+  * @{

+  */

+

+#include "stm32f1xx.h"

+

+/**

+  * @}

+  */

+

+/** @addtogroup STM32F1xx_System_Private_TypesDefinitions

+  * @{

+  */

+

+/**

+  * @}

+  */

+

+/** @addtogroup STM32F1xx_System_Private_Defines

+  * @{

+  */

+

+#if !defined  (HSE_VALUE) 

+  #define HSE_VALUE    ((uint32_t)8000000) /*!< Default value of the External oscillator in Hz.

+                                                This value can be provided and adapted by the user application. */

+#endif /* HSE_VALUE */

+

+#if !defined  (HSI_VALUE)

+  #define HSI_VALUE    ((uint32_t)8000000) /*!< Default value of the Internal oscillator in Hz.

+                                                This value can be provided and adapted by the user application. */

+#endif /* HSI_VALUE */

+

+/*!< Uncomment the following line if you need to use external SRAM  */ 

+#if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) || defined(STM32F103xG)

+/* #define DATA_IN_ExtSRAM */

+#endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */

+

+/*!< Uncomment the following line if you need to relocate your vector Table in

+     Internal SRAM. */ 

+/* #define VECT_TAB_SRAM */

+#define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field. 

+                                  This value must be a multiple of 0x200. */

+

+

+/**

+  * @}

+  */

+

+/** @addtogroup STM32F1xx_System_Private_Macros

+  * @{

+  */

+

+/**

+  * @}

+  */

+

+/** @addtogroup STM32F1xx_System_Private_Variables

+  * @{

+  */

+

+/*******************************************************************************

+*  Clock Definitions

+*******************************************************************************/

+#if defined(STM32F100xB) ||defined(STM32F100xE)

+  uint32_t SystemCoreClock         = 24000000;        /*!< System Clock Frequency (Core Clock) */

+#else /*!< HSI Selected as System Clock source */

+  uint32_t SystemCoreClock         = 72000000;        /*!< System Clock Frequency (Core Clock) */

+#endif

+

+const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

+const uint8_t APBPrescTable[8] =  {0, 0, 0, 0, 1, 2, 3, 4};

+/**

+  * @}

+  */

+

+/** @addtogroup STM32F1xx_System_Private_FunctionPrototypes

+  * @{

+  */

+

+#if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) || defined(STM32F103xG)

+#ifdef DATA_IN_ExtSRAM

+  static void SystemInit_ExtMemCtl(void); 

+#endif /* DATA_IN_ExtSRAM */

+#endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */

+

+/**

+  * @}

+  */

+

+/** @addtogroup STM32F1xx_System_Private_Functions

+  * @{

+  */

+

+/**

+  * @brief  Setup the microcontroller system

+  *         Initialize the Embedded Flash Interface, the PLL and update the 

+  *         SystemCoreClock variable.

+  * @note   This function should be used only after reset.

+  * @param  None

+  * @retval None

+  */

+void SystemInit (void)

+{

+  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */

+  /* Set HSION bit */

+  RCC->CR |= (uint32_t)0x00000001;

+

+  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */

+#if !defined(STM32F105xC) && !defined(STM32F107xC)

+  RCC->CFGR &= (uint32_t)0xF8FF0000;

+#else

+  RCC->CFGR &= (uint32_t)0xF0FF0000;

+#endif /* STM32F105xC */   

+  

+  /* Reset HSEON, CSSON and PLLON bits */

+  RCC->CR &= (uint32_t)0xFEF6FFFF;

+

+  /* Reset HSEBYP bit */

+  RCC->CR &= (uint32_t)0xFFFBFFFF;

+

+  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */

+  RCC->CFGR &= (uint32_t)0xFF80FFFF;

+

+#if defined(STM32F105xC) || defined(STM32F107xC)

+  /* Reset PLL2ON and PLL3ON bits */

+  RCC->CR &= (uint32_t)0xEBFFFFFF;

+

+  /* Disable all interrupts and clear pending bits  */

+  RCC->CIR = 0x00FF0000;

+

+  /* Reset CFGR2 register */

+  RCC->CFGR2 = 0x00000000;

+#elif defined(STM32F100xB) || defined(STM32F100xE)

+  /* Disable all interrupts and clear pending bits  */

+  RCC->CIR = 0x009F0000;

+

+  /* Reset CFGR2 register */

+  RCC->CFGR2 = 0x00000000;      

+#else

+  /* Disable all interrupts and clear pending bits  */

+  RCC->CIR = 0x009F0000;

+#endif /* STM32F105xC */

+    

+#if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) || defined(STM32F103xG)

+  #ifdef DATA_IN_ExtSRAM

+    SystemInit_ExtMemCtl(); 

+  #endif /* DATA_IN_ExtSRAM */

+#endif 

+

+#ifdef VECT_TAB_SRAM

+  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */

+#else

+  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */

+#endif 

+}

+

+/**

+  * @brief  Update SystemCoreClock variable according to Clock Register Values.

+  *         The SystemCoreClock variable contains the core clock (HCLK), it can

+  *         be used by the user application to setup the SysTick timer or configure

+  *         other parameters.

+  *           

+  * @note   Each time the core clock (HCLK) changes, this function must be called

+  *         to update SystemCoreClock variable value. Otherwise, any configuration

+  *         based on this variable will be incorrect.         

+  *     

+  * @note   - The system frequency computed by this function is not the real 

+  *           frequency in the chip. It is calculated based on the predefined 

+  *           constant and the selected clock source:

+  *             

+  *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)

+  *                                              

+  *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)

+  *                          

+  *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 

+  *             or HSI_VALUE(*) multiplied by the PLL factors.

+  *         

+  *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value

+  *             8 MHz) but the real value may vary depending on the variations

+  *             in voltage and temperature.   

+  *    

+  *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value

+  *              8 MHz or 25 MHz, depending on the product used), user has to ensure

+  *              that HSE_VALUE is same as the real frequency of the crystal used.

+  *              Otherwise, this function may have wrong result.

+  *                

+  *         - The result of this function could be not correct when using fractional

+  *           value for HSE crystal.

+  * @param  None

+  * @retval None

+  */

+void SystemCoreClockUpdate (void)

+{

+  uint32_t tmp = 0, pllmull = 0, pllsource = 0;

+

+#if defined(STM32F105xC) || defined(STM32F107xC)

+  uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;

+#endif /* STM32F105xC */

+

+#if defined(STM32F100xB) || defined(STM32F100xE)

+  uint32_t prediv1factor = 0;

+#endif /* STM32F100xB or STM32F100xE */

+    

+  /* Get SYSCLK source -------------------------------------------------------*/

+  tmp = RCC->CFGR & RCC_CFGR_SWS;

+  

+  switch (tmp)

+  {

+    case 0x00:  /* HSI used as system clock */

+      SystemCoreClock = HSI_VALUE;

+      break;

+    case 0x04:  /* HSE used as system clock */

+      SystemCoreClock = HSE_VALUE;

+      break;

+    case 0x08:  /* PLL used as system clock */

+

+      /* Get PLL clock source and multiplication factor ----------------------*/

+      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;

+      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;

+      

+#if !defined(STM32F105xC) && !defined(STM32F107xC)      

+      pllmull = ( pllmull >> 18) + 2;

+      

+      if (pllsource == 0x00)

+      {

+        /* HSI oscillator clock divided by 2 selected as PLL clock entry */

+        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;

+      }

+      else

+      {

+ #if defined(STM32F100xB) || defined(STM32F100xE)

+       prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;

+       /* HSE oscillator clock selected as PREDIV1 clock entry */

+       SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 

+ #else

+        /* HSE selected as PLL clock entry */

+        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)

+        {/* HSE oscillator clock divided by 2 */

+          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;

+        }

+        else

+        {

+          SystemCoreClock = HSE_VALUE * pllmull;

+        }

+ #endif

+      }

+#else

+      pllmull = pllmull >> 18;

+      

+      if (pllmull != 0x0D)

+      {

+         pllmull += 2;

+      }

+      else

+      { /* PLL multiplication factor = PLL input clock * 6.5 */

+        pllmull = 13 / 2; 

+      }

+            

+      if (pllsource == 0x00)

+      {

+        /* HSI oscillator clock divided by 2 selected as PLL clock entry */

+        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;

+      }

+      else

+      {/* PREDIV1 selected as PLL clock entry */

+        

+        /* Get PREDIV1 clock source and division factor */

+        prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;

+        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;

+        

+        if (prediv1source == 0)

+        { 

+          /* HSE oscillator clock selected as PREDIV1 clock entry */

+          SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          

+        }

+        else

+        {/* PLL2 clock selected as PREDIV1 clock entry */

+          

+          /* Get PREDIV2 division factor and PLL2 multiplication factor */

+          prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;

+          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 

+          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         

+        }

+      }

+#endif /* STM32F105xC */ 

+      break;

+

+    default:

+      SystemCoreClock = HSI_VALUE;

+      break;

+  }

+  

+  /* Compute HCLK clock frequency ----------------*/

+  /* Get HCLK prescaler */

+  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];

+  /* HCLK clock frequency */

+  SystemCoreClock >>= tmp;  

+}

+

+#if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) || defined(STM32F103xG)

+/**

+  * @brief  Setup the external memory controller. Called in startup_stm32f1xx.s 

+  *          before jump to __main

+  * @param  None

+  * @retval None

+  */ 

+#ifdef DATA_IN_ExtSRAM

+/**

+  * @brief  Setup the external memory controller. 

+  *         Called in startup_stm32f1xx_xx.s/.c before jump to main.

+  *         This function configures the external SRAM mounted on STM3210E-EVAL

+  *         board (STM32 High density devices). This SRAM will be used as program

+  *         data memory (including heap and stack).

+  * @param  None

+  * @retval None

+  */ 

+void SystemInit_ExtMemCtl(void) 

+{

+/*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 

+  required, then adjust the Register Addresses */

+

+  /* Enable FSMC clock */

+  RCC->AHBENR = 0x00000114;

+  

+  /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */  

+  RCC->APB2ENR = 0x000001E0;

+  

+/* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/

+/*----------------  SRAM Address lines configuration -------------------------*/

+/*----------------  NOE and NWE configuration --------------------------------*/  

+/*----------------  NE3 configuration ----------------------------------------*/

+/*----------------  NBL0, NBL1 configuration ---------------------------------*/

+  

+  GPIOD->CRL = 0x44BB44BB;  

+  GPIOD->CRH = 0xBBBBBBBB;

+

+  GPIOE->CRL = 0xB44444BB;  

+  GPIOE->CRH = 0xBBBBBBBB;

+

+  GPIOF->CRL = 0x44BBBBBB;  

+  GPIOF->CRH = 0xBBBB4444;

+

+  GPIOG->CRL = 0x44BBBBBB;  

+  GPIOG->CRH = 0x44444B44;

+   

+/*----------------  FSMC Configuration ---------------------------------------*/  

+/*----------------  Enable FSMC Bank1_SRAM Bank ------------------------------*/

+  

+  FSMC_Bank1->BTCR[4] = 0x00001011;

+  FSMC_Bank1->BTCR[5] = 0x00000200;

+}

+#endif /* DATA_IN_ExtSRAM */

+#endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */

+

+/**

+  * @}

+  */

+

+/**

+  * @}

+  */

+  

+/**

+  * @}

+  */    

+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

diff --git a/fw/base.c b/fw/base.c
index 277c662..8e7c03b 100644
--- a/fw/base.c
+++ b/fw/base.c
@@ -1,5 +1,6 @@
 
 #include <unistd.h>
+#include <stdbool.h>
 
 int __errno = 0;
 void *_impure_ptr = NULL;
@@ -19,3 +20,6 @@ size_t strlen(const char *s) {
     while (*s++);
     return s - start - 1;
 }
+
+void __assert_func(bool value) {
+}
diff --git a/fw/main.c b/fw/main.c
index b599cff..e00f3a6 100644
--- a/fw/main.c
+++ b/fw/main.c
@@ -38,8 +38,8 @@ int main(void) {
     RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 
     GPIOA->MODER |=
-          (3<<GPIO_MODER_MODER0_Pos)  /* PA0  - Vmeas_A */
-        | (3<<GPIO_MODER_MODER1_Pos)  /* PA1  - Vmeas_B */
+          (0<<GPIO_MODER_MODER0_Pos)  /* PA0  - Vmeas_A */
+        | (0<<GPIO_MODER_MODER1_Pos)  /* PA1  - Vmeas_B */
         | (1<<GPIO_MODER_MODER2_Pos)  /* PA2  - LOAD */
         | (1<<GPIO_MODER_MODER3_Pos)  /* PA3  - CH0 */
         | (1<<GPIO_MODER_MODER4_Pos)  /* PA4  - CH3 */
@@ -64,8 +64,44 @@ int main(void) {
         GPIOA->ODR &= ~(!a<<3 | !b<<7 | c<<6 | d<<4);
         GPIOA->ODR |= a<<3 | b<<7 | !c<<6 | !d<<4;
     }
+    set_outputs(0);
+
+    uint8_t out_state = 0x01;
+#define DEBOUNCE 100
+    int debounce_ctr = 0;
+    int val_last = 0;
+    int ctr = 0;
+#define RESET 1000
+    int reset_ctr = 0;
     while (42) {
 #define FOO 500000
+        if (reset_ctr)
+            reset_ctr--;
+        else
+            set_outputs(0);
+
+        if (debounce_ctr) {
+            debounce_ctr--;
+        } else {
+            int val = !!(GPIOA->IDR & 1);
+            debounce_ctr = DEBOUNCE;
+
+            if (val != val_last) {
+                if (val)
+                    set_outputs(out_state & 0xf);
+                else
+                    set_outputs(out_state >> 4);
+                reset_ctr = RESET;
+                val_last = val;
+                ctr++;
+
+                if (ctr == 100) {
+                    ctr = 0;
+                    out_state = out_state<<1 | out_state>>7;
+                }
+            }
+        }
+        /*
         for (int i=0; i<FOO; i++) ;
         set_outputs(0x1);
         for (int i=0; i<FOO; i++) ;
@@ -74,6 +110,9 @@ int main(void) {
         set_outputs(0x4);
         for (int i=0; i<FOO; i++) ;
         set_outputs(0x8);
+        */
+        //for (int i=0; i<8*FOO; i++) ;
+        //GPIOA->ODR ^= 4;
     }
 }